CARRIER CARD BUS INTERFACE |
| 4 |
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
| |
|
| |
. |
| |
. |
| |
. |
| |
. . |
|
The CC1000dm carrier card bus interface is provided by using the PLX PCI 6254 (HB6) 66 MHz
The PCI 6254 also provides read/write data buffering in both directions.
Selecting the appropriate jumper (see page
.F.E.A. T. .U.R. E. .S. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
The CC1000dm carrier card bus interface has the following features:
•Supports independent primary and secondary address spaces and address translation between cPCI and local PCI
•Clock controlled by M66en at 66 MHz
•
•Hot Swap (ability to remove the CC1000dm carrier card from the system without powering down, as well as the ability to insert it with the power on)
•Word or
.D.A. T. A. . .B.U. F. .F.E.R. S. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Data buffers include the buffers along with the associated data path control logic. Delayed transaction buffers contain the compare functionality for completing delayed transactions. The blocks also contain the watchdog timers associated with the buffers. The data buffers are as follows:
•Four simultaneous posted transactions in each direction
•Four simultaneous delayed transactions in each direction
CC1000dm User’s Manual |