Intel 273246-002 manual COM0/COM1

4

3

2

1

		A							B					C							D	E
							- 12V	+ 1 2 V	V 5 _ 0	- 12V	+ 1 2 V	V 5 _ 0
		COM0/COM1																	V 5 _ 0
							C49	C54	C64	C43	C48	C65
							0 . 1uF	0 . 1uF	0 . 1uF	0 . 1uF	0 . 1uF	0 . 1uF
						+ 1 2 V
																		8 7 6 5	8 7 6 5	8 7 6 5
			U4															RP5	RP6		RP7
		2 0			1												R7
			V 5 _ 0	+ 1 2 V		SP _ DCD0												4 .7K	4 .7K		4 .7K
		1 9			2												4 .7K
1 6	DCD0#		RY1	RA1
		1 8			3	SP _ DSR0															PARALLEL
1 6	DSR0#		RY2	RA2
		1 7			4	SP _ RXD0
1 6	R T S 0 #		DA1	DY1								J4
		1 5			6	S P _ T X D 0
1 6	RXD0	1 6	RY3	RA3	5	S P _ R T S 0												1 2 3 4	1 2 3 4	1 2 3 4
1 6	T X D 0	1 4	DA2	DY2	7	S P _ C T S 0									R9
1 6	C T S 0 #	1 3	RY4	RA4	8	S P _ D T R 0					5										-PSLCTIN
1 6	D T R 0 #		DA3	DY3								5	1 6	-SLCTRIN
		1 2			9	SP_RI0					9
1 6	RI0#		RY5	RA5								9
		1 1			1 0						4				2 2
			GND	- 12V								4									-PPINIT
											8		COM0
												8
						C53	C52		C51	C50	7										C12
												7
			G D 7 5 2 3 2 S O P								3	3
						4 7 0 p F	4 7 0 p F		4 7 0 p F	4 7 0 p F	2	2									2 2 0 p F
											6
					- 12V							6
											1
												1
						C40	C39	C38	C37												- PPERR
						4 7 0 p F	4 7 0 p F	4 7 0 p F	4 7 0 p F												C11
											1 4
												1 4									2 2 0 p F
											1 8
												1 8
											1 3		COM1
						+ 1 2 V						1 3
											1 7
												1 2									- PALF
											1 2
												1 7
			U3								1 6	1 6									C24
											1 1
												1 1
		2 0	V 5 _ 0	+ 1 2 V	1						1 5										2 2 0 p F
1 6	DCD1#	1 9			2	SP _ DCD1					1 0	1 5
			RY1	RA1								1 0
		1 8			3	SP _ DSR1
1 6	DSR1#		RY2	RA2
		1 7			4	SP _ RXD1
1 6	RXD1		RY3	RA3
		1 6			5	S P _ R T S 1						SERIAL STACK									- P S T R O B E
1 6	R T S 1 #		DA1	DY1
		1 5			6	S P _ T X D 1
1 6	T X D 1		DA2	DY2
		1 4			7	S P _ C T S 1										RP1					C9
1 6	C T S 1 #	1 3	RY4	RA4	8	S P _ D T R 1							1 6	-INIT	-INIT	1	8				2 2 0 p F
1 6	D T R 1 #	1 2	DA3	DY3	9	SP_RI1									-ERR	2	7
1 6	RI1#	1 1	RY5	RA5	1 0								1 6	- ERR	- ALF	3	6
			GND	- 12V									1 6	- ALF
															- S T R O B E	4	5
													1 6	- S T R O B E							PPDR0
			G D 7 5 2 3 2 S O P
						C47	C46		C45	C44						2 2
																					C10
						4 7 0 p F	4 7 0 p F		4 7 0 p F	4 7 0 p F
					- 12V																2 2 0 p F
						C36	C35	C34	C33
						4 7 0 p F	4 7 0 p F	4 7 0 p F	4 7 0 p F												PPDR1
																					C25
																					2 2 0 p F
																RP2					PPDR2
															PDR0		8				C26
													1 6	PDR0		1
															PDR1	2	7				2 2 0 p F
													1 6	PDR1
															PDR2	3	6
													1 6	PDR2
															PDR3	4	5
													1 6	PDR3
						V 5 _ 0										3 3					PPDR3
																					C13
																					2 2 0 p F
																						26 27
																					PPDR4	1
							4 3 2 1														C14	1 4
										FLOPPY												2
						1 K		RP18													2 2 0 p F	1 5
																						1 6
						R25		1 K														3
																						4
															PDR4	RP3	8				PPDR5	1 7
							5 6 7 8						1 6	PDR4		1						5
															PDR5	2	7					1 8
													1 6	PDR5
															PDR6	3	6				C15	6
													1 6	PDR6
															PDR7	4	5				2 2 0 p F	1 9
													1 6	PDR7								7
																3 3						2 0
																					PPDR6	8
									JP1													2 1
																						9
		1 6	- DSKCHG						3 4	3 3											C16	2 2
																					2 2 0 p F	1 0
		1 6	-SIDE1						3 2	3 1												2 3
		1 6	- RDATA						3 0	2 9
																						1 1
		1 6	- W P T						2 8	2 7
																						2 4
		1 6 - T R K 0							2 6	2 5											PPDR7
																						1 2
		1 6 - W G A T E							2 4	2 3
																						2 5
		1 6 - W D A T A							2 2	2 1											C17
																						1 3
		1 6 - S T E P							2 0	1 9											2 2 0 p F
		1 6	-DIR						1 8	1 7
																						J3
		1 6 - M O T E B							1 6	1 5
		1 6	- DRVSA						1 4	1 3						RP4						DB25
		1 6	- DRVSB						1 2	1 1					- ACK						- PPACK
																1	8
		1 6 - M O T E A							1 0	9			1 6	- ACK
															-BUSY	2	7
		1 6	-INDEX						8	7			1 6	-BUSY
															PE	3	6				C18
		1 6 D R A T E 0							6	5			1 6	PE	S L C T	4	5				2 2 0 p F
									4	3			1 6	S L C T
		1 6	HDEN						2	1						2 2
																					-PPBUSY
																					C19
								FLOPPY HEADER 17X2													2 2 0 p F
																					PPE
																					C20
																					2 2 0 p F
																					P P S L C T
																					C21
																					2 2 0 p F

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT
BEEN VERIFIED FOR MANUFACTURING AS AN ENDUSER
	Title
PRODUCT. INTEL IS NOT RESPONSIBLE FORTHE		COMx, DB25, Floppy
MISUSE OF THIS INFORMATIO.	Size	Document Number			Rev
	C	{Doc}			D
	Date:	Thursday, February 25, 1999	Sheet	1 9 of 2 2

4

3

2

1

A

B C D E