D
C
B
A
| 5 |
|
| 4 |
|
| 3 |
|
| 2 |
|
| 1 |
|
Celeron(TM) Processor |
|
in PPGA Daughter Board |
|
D | |
Revision |
|
A1 |
|
C
History
REV A0 to REV A1 Changes
1.Removed Translator logic for PREQ0#
2.Removed Termination Resistors on
BX side for GTL+
3.Added 20pF load on HCLK for BX clock compensating
B
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.
Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.
THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES |
|
|
|
| ||
WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, |
|
|
| |||
FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY |
|
|
|
| ||
OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR |
|
|
| A | ||
|
|
|
| |||
SAMPLE. |
|
|
|
|
|
|
| Embedded Microcontroller Division (EMD) |
|
|
|
| |
THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT | Intel Corporation |
|
|
|
| |
5000 W. Chandler Blvd |
|
|
|
| ||
Chandler AZ, 85044 |
|
|
|
| ||
BEEN VERIFIED FOR MANUFACTURING AS AN END USER |
|
|
|
|
|
|
Title | Title Page / Revision |
|
|
|
| |
PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE |
|
|
|
|
| |
|
|
|
|
|
| |
MISUSE OF THIS INFORMATION. | Size | Document Number |
|
| Rev |
|
C | Celeron Processor Adaptor |
|
| A | ||
|
|
|
|
|
| |
| Date: | Tuesday, May 11, 1999 | Sheet | 1 of 11 |
| |
5 | 4 | 3 | 2 |
1
