Intel 273246-002 instruction

Image 56

Intel 273246-002 manual

Contents

Celeron Processor Development Kit Manual Celeron Processor Development Kit Manual Contents Hardware Reference Figures TablesPage Content Overview Text Conventions Technical Support Electronic Support Systems Product Literature Telephone Technical Support Related Documents Processor Assembly Features Overview Baseboard Features Included Hardware Software Key Features General Software, Inc Before You Begin VGA Monitor Setting up the Evaluation Board Evaluation Board Jumpers and Connectors Getting Started Configuring the Bios Page Block Diagram Evaluation Board Block Diagram 2 82443BX Host Bridge/Controller System OperationCeleron Processor 3 ITP System Bus Interface Power Boot ROM4 82371EB PCI to ISA/IDE Xcelerator PIIX4E Dram PCI Connectors ISA ConnectorsAGP Connector IDE Support Post Code Debugger Clock GenerationInterrupt Map Interrupts Size Description Memory MapMemory Map Page Processor Assembly Post Code DebuggerThermal Management ITP Debugger Port ISA and PCI Expansion Slots PCI Device MappingPCI Device Mapping Device Address Line PCI Device Number Connector Pinouts ATX Power ConnectorPrimary Power Connector J11 Pin Name Function ITP Debugger Connector ITP Connector Pin Assignment J2 on the Processor AssemblyUSB Connector Pinout J2 Stacked USB Mouse and Keyboard Connectors Keyboard and Mouse Connector Pinouts J1 on the BaseboardDB25 Parallel Port Connector Pinout J3 Pin Signal Name IDE Connector Serial Port Connector Pinout J4PCI IDE1 JP3 and IDE2 JP4 Connector Serial Ports Floppy Drive Connector Diskette Drive Header Connector JP1 PCI Slot Connector 10. PCI Slots J7, J8, J9 ISA Slot Connector 11. ISA Slots J5, J6 Pin# AGP Connector12. AGP Slot J13 Enable Spread Spectrum Clocking J14 13. Default Jumper SettingsJumpers Clock Frequency Selection J15 Flash Bios VPP Select J21 Flash Bios Boot Block Control J22Push Button Switches 6 SMI# Source Control J23 In-Circuit Bios Update Page Bios and Pre-Boot Features Power-On Self-Test Post Bios Post Pre-Boot Environment Setup Screen System Basic Cmos Configuration Screen Configuring Drive Assignments Embedded Bios Basic Setup Screen File System Name Controller Master/Slave Configuring IDE Drive TypesIDE0-IDE3 Drive Assignments Configuring Boot Actions Custom Configuration Setup Screen Shadow Configuration Setup Screen Embedded Bios Custom Setup Screen Standard Diagnostics Routines Setup Screen Start System Bios Debugger Setup Screen Console Redirection Start RS232 Manufacturing Link Setup ScreenManufacturing Mode Integrated Bios Debugger CE-Ready Windows CE Loader Integrated Bios Debugger Running Over a Remote Terminal Embedded Bios Post Codes Poststatusvideorom Poststatusbeforesetup Embedded Bios Beep Codes PostbeeprefreshPage PLD Code Listing PLD Code Listing Table B-1. Baseboard Bill of Materials Sheet 1 Reference Description Manufacturer Manufacturer P/N Bios Flash Intel Table B-1. Baseboard Bill of Materials Sheet 2 Table B-1. Baseboard Bill of Materials Sheet 3 Reference Description Manufacturer Table B-1. Baseboard Bill of Materials Sheet 4 SOIC20,SO20W Reference Descriptions Manufacturer Manufacturer P/N ECJ-1VB1C104K ERJ-6GEYJ472V Schematics Evaluation Platform System Electronic s Board PCI BUS Mini PCI Connector This Drawing Contains Information Which has not Socket DIMM1 DIMM2 This Drawing Contains Information Which has not This Drawing Contains Information Which Hasnot PCI Slot PCI Slot Been Verified for Manufacturing AS AN END Seru Title Been Verified for Manufacturing AS AN Enduser Title USB Secondary IDE Connector ISA/Host USB Connectors ISA Slots COM0/COM1 Port Speaker Header Unused Gates CeleronTM Processor Ppga Daughter Board ITP Pin Socket PRODUCT. Intel is not Responsible for GTL+ Termination RESISTORS-BX GTL+ Termination RESISTORS-CPU 82443BX BX Strapping Options Mounting Holes Thermal Sensor TIE Directly to Ground Plane Index Index-2