Omega Engineering PCI-DAS1200 manual TS10, Tgen, Source, C0SRC, FFM0, Xtrcl, Prtrg, Burste

BADR1 + 4

This register provides control bits for all ADC trigger modes. A Read/Write register.

WRITE

15	14	13	12	11			10	9		8		7			6	5	4	3	2	1	0
-	-	C0SRC	FFM0		ARM		-	-		-			XTRCL		PRTRG	BURSTE	TGEN	-	-	TS1	TS0
TS[1:0]		These bits select one-of-two possible ADC Trigger Sources:
						TS1			TS0						Source
						0			0						Disabled
						0			1						SW Trigger
						1			0					External (Digital)
						1			1						Not Defined
			Note: TS[1:0] should be set to 0 while setting up Pacer source and count values.
TGEN		This bit is used to enable External Trigger function
			1 = External rising-edge Digital Trigger enabled.
			0 = External Digital Trigger has no effect.
			Note that the external trigger requires proper setting of the TS[1:0] and TGEN
			bits. Once these bits are set,								the next rising edge will start a Paced ADC conversion.
			Subsequent triggers will have no effect until external trigger flop is cleared (XTRCL).

BURSTE This bit enables 330 kHz ADC Burst mode. Start/Stop channels are selected via the CHLx, CHHx bits in ADC CTRL/STAT register at BADR1 + 2.

1 = Burst Mode enabled

0 = Burst Mode disabled

PRTRG This bit enables ADC Pre-trigger Mode. This bit works with the ARM and FFM0 bits when using Pre-trigger mode.

1= Enable Pre-trigger Mode

0= Disable Pre-trigger Mode

XTRCL A write-clear to reset the XTRIG flip-flop. 1 = Clear XTRIG status.

0 = No Effect.

23