Manuals
/
Omega Engineering
/
Computer Equipment
/
Computer Hardware
Omega Engineering
PCI-DAS1200 manual
Models:
PCI-DAS1200
1
43
43
Download
43 pages
61.69 Kb
36
37
38
39
40
41
42
43
<
>
Specs
Install
Input Configuration
Input Low Power-up / reset state Interrupts Interrupt enable
Resolution
Operating temperature range
Using InstaCal
Page 43
Image 43
Page 42
Page 43
Image 43
Page 42
Contents
Users Guide
PCI-DAS1200
3.0 HARDWARE CONNECTIONS
3.1 CONNECTOR PIN DIAGRAM
4.2 WIRING CONFIGURATIONS
6.1 CALIBRATION CONFIGURATION
Table of Contents
ORFN3&,$LDJUDP6
1.0 INTRODUCTION
LOCAL BUS
3&,%ORFN$LDJUDP6-5
PCI BUS 5V, 32-BIT, 33MHZ
2.1.1 Install the InstaCAL software
2.0 INSTALLATION
2.1.2 Launching InstaCal
2.1.4 Testing the Installation
2.1.3 Using InstaCal
2.2 DOS AND/OR WINDOWS
2.2.1 Install the InstaCal software
2.2.3 Using InstaCal
2.2.2 Launching InstaCal
2.2.4 TESTING THE INSTALLATION
A nalog Input C h 2 Low / 10 H igh
3.0 HARDWARE CONNECTIONS
A nalog Input C h 0 Low / 8 H igh
A nalog Input C h 1 Low / 9 H igh
Single-Ended Input
4.0 ANALOG CONNECTIONS
4.1.1 Single-Ended and Differential Inputs
Single-Ended Inputs
D iffe rential Inp ut
Differential Inputs
Differential Input
S in gle -ended input w ith C om m on M ode Voltage
Which system do you have?
4.1.2 System Grounds and Isolation
Systems with Common Mode ground offset Voltages
Systems with Common Grounds
Large Common Mode Voltages
PCI-DAS1200 and signal source already have isolated grounds
Input Configuration
Small Common Mode Voltages
A /D Board
A /D Board
4.2.2 Common Ground / Differential Inputs
4.2.4 Common Mode Voltage +/-10V / Differential Inputs
A /D Board
A /D Board
4.2.3 Common Mode Voltage +/-10V / Single-Ended Inputs
4.2.6 Isolated Grounds / Single-Ended Inputs
A/D Board
A /D Board
A /D Board
5.0 Programming & Applications
Variable Gain
6.0 Self-Calibration of the PCI-DAS1200
6.1 CALIBRATION CONFIGURATION
RefPGA
G ain A d j O ffset A dj
D A C
A n alo g O u t
R e f
7.3.1 INTERRUPT / ADC FIFO REGISTER
7.0 PCI-DAS1200 Register Description
7.2 BADR0
7.3 BADR1
INTCL
INTE
EOAIE
EOACL
ADNE
EOBI
ADHFI
ADNEI
Input Range
7.3.3 TRIGGER CONTROL/STATUS REGISTER
Resolution
UNIBIP
C0SRC
TS10
TGEN
Source
PRTRG
C0SRC
XTRIG
INDXGT
CSRC2
7.3.4 CALIBRATION REGISTER
DAC Channel
Cal Function
with SEL8800 and SEL7376 bits
CALEN
7.3.5 DAC CONTROL/STATUS REGISTER Does not apply to PCI-DAS1200/JR
DACEN MODE DACnR10
7.4.1 ADC DATA REGISTER
7.4 BADR2
7.4.2 ADC FIFO CLEAR REGISTER
Counter #
7.5 BADR3
7.5.1 ADC PACER CLOCK DATA AND CONTROL REGISTERS
Device
7.5.2 DIGITAL I/O DATA AND CONTROL REGISTERS
ADC 8254 CONTROL REGISTER
DIO PORT A DATA
BADR3 +
DIO PORT B DATA
DIO PORT C DATA
DIO CONTROL REGISTER
0 DATA-ADC
7.5.3 INDEX and USER COUNTER DATA AND CONTROL REGISTERS
8254B
COUNTER
BADR3 +
8254B COUNTER 1 DATA - USER COUNTER #5
8254B COUNTER 2 DATA - USER COUNTER #6
8254B CONTROL REGISTER
7.6.1 DAC0 DATA REGISTER
7.6 BADR4
7.6.2 DAC1 DATA REGISTER
8.0 Electrical Specifications
Input Low Power-up / reset state Interrupts Interrupt enable
ANALOG OUTPUT Does not apply to PCI-DAS1200/JR Resolution
Offset error Gain error Differential nonlinearity
Configuration Number of channels Output High Output Low Input High
82C54A
Configuration
Counter type
82C54
Storage temperature range
OTHER SPECIFICATIONS
Power consumption
Operating temperature range
FOR YOUR NOTES
EC Declaration of Conformity