Model 3196RC | 1 • Introduction |
|
|
|
|
| Table 3. LED definitions (Continued) |
|
|
|
|
LED | Color | Status | Meaning |
|
|
|
|
CLK SOURCE | Green | On solid | The 3196RC is set as the Master Clock source. |
|
| Flashing | The 3196RC is set as the secondary clock source. |
|
|
|
|
|
| Off | The 3196RC is set as the slave, getting its clock from the H.110 Bus. |
CLK ERROR | Yellow | On solid | Master Clock source has been lost and the 3196RC is using the secondary source |
|
|
| for its clock. |
|
|
|
|
|
| Flashing | Master Clock source and the Secondary Clock source have been lost and the 3196RC |
|
|
| is using its internal crystal for its clock. |
|
| Off | No clock errors currently detected. |
TEST MODE | Green | On solid | One or more iDSL ports or T1/E1 ports is in test mode. |
|
| Flashing | One or more of the iDSL ports or the T1/E1 ports is in test mode and errors have |
|
|
| been received. |
|
|
|
|
|
| Off | None of the iDSL ports is operating in test mode. |
WANa | Green | On solid | Indicates the given port is activated, linked, and operating normally. |
|
| Single | Indicates that the Model 3196RC is detecting the network, but is unable to synchro- |
|
| Flash | nize with it. |
|
| Double | Indicates an error on any of the T1/E1 links. |
|
| Flash |
|
|
|
|
|
|
| Off | Indicates no T1/E1 links are in use. |
DSL | Green | On solid | The port is activated, linked, and operating normally. |
CONNECTION |
|
|
|
| Flashing | The port is activated but not linked or in an error state. | |
(LEDs |
| ||
| Off | The iDSL port has not been configured to establish a link. | |
|
| ||
|
|
|
|
READY | Blue | On | Card ready for removal from cPCI chassis. |
|
| Off | Card not ready for removal from cPCI chassis. |
|
|
|
|
a.The WAN LED provides status indications for the WAN links established via the T1/E1 ports on the rear blade of the 3196RC.
Hardware overview | 22 |
