Intel 41210 PCI Pullup Resistors Not Required, PCI-X Signals, PCI/PCI-X Frequency/Mode Straps

Page 34

PCI-X Layout Guidelines

Table 6. PCI-X Signals

 

A PCI Bus Segment:

 

A_ACK64#, A_AD[63:0], A_CBE_[7:0]#, A_DEVSEL#, A_FRAME#,

 

A_GNT_[5:0]#, A_IRDY#, A_LOCK#, A_PAR64, A_REQ64#, A_REQ_[5:0]#,

Timing Critical Signals

A_STOP#, A_TRDY#, A_CLKO[6:0], A_CLKI

B PCI Bus Segment:

 

 

B_ACK64#, B_AD[63:0], B_CBE_[7:0]#, B_DEVSEL#, B_FRAME#,

 

B_GNT_[5:0]#, B_IRDY#, B_LOCK#, B_PAR64, B_REQ64#, B_REQ_[5:0]#,

 

B_STOP#,B_TRDY#, B_CLKO[6:0], B_CLKI

 

 

 

A PCI Bus Segment:

Reset Signals

A_RST#, A_PME#

B PCI Bus Segment:

 

 

B_RST#, B_PME#

 

 

 

A PCI Bus Segment:

Non Timing Critical

A_133EN, A_IRQ[15:0]#, A_M66EN, A_PCIXCAP, A_PERR#, A_SERR#

Signals

B PCI Bus Segment:

 

B_133EN, B_IRQ[15:0]#, B_M66EN, B_PCIXCAP, B_PERR#, B_SERR#

 

 

Table 7. PCI/PCI-X Frequency/Mode Straps

A_PCIXCAP, B_PCIXCAP

A_M66EN,

A_133EN,

Bus

B_M66EN

B_133EN

Mode/

 

 

 

(on board)

Freq

 

 

 

 

0

0

X

PCI 33

 

 

 

 

0

1

X

PCI 66

 

 

 

 

PCI-X 66MHz cards connect this

 

 

 

signal to ground through a 10K

X

X

PCI-X 66

±5% resistor in parallel with a

 

 

 

0.01uF ±10% capacitor.

 

 

 

 

 

 

 

PCI-X 133 MHz cards connect

 

 

PCI-X 100

PCIXCAP to ground through a

X

0

0.01uF ±10% capacitor.

 

 

 

 

 

 

 

PCI-X 133 MHz cards connect

 

 

PCI-X 133

PCIXCAP to ground through a

X

1

0.01uF ±10% capacitor.

 

 

 

 

 

 

 

Note: All signals sampled on the rising edge of PERST#.

8.3.1PCI Pullup Resistors Not Required

PCI control signals on the 41210 Bridge do NOT require pullup resistors on the adapter card to ensure that they contain stable values when no agent is actively driving the bus. These include:

A_ACK64#, A_AD[63:32], A_CBE#[7:4], A_DEVSEL#, A_FRAME#, A_INTA#, A_INTB#, A_INTC#, A_INTD#, A_IRDY#, A_PERR#, A_PAR, A_GNT#[5:0], A_REQ#[5:0], A_LOCK#, A_PAR64, A_REQ64#, A_SERR#, A_STOP#, A_TRDY#, B_ACK64#, B_AD[63:32],

34

Intel® 41210 Serial to Parallel PCI Bridge Design Guide

Image 34
Contents Intel 41210 Serial to Parallel PCI Bridge Design GuideIntel 41210 Serial to Parallel PCI Bridge Design Guide Contents Figures Revision History TablesDescription This page intentionally left blank Terminology and Definitions Sheet 1 About This DocumentTerminology and Definitions Term DefinitionAbout This Document Terminology and Definitions Sheet 2PCI-X Interface Features PCI Express Interface FeaturesIntroduction2 SMBus Interface Power ManagementSMBus for configuration register initialization IntroductionBridge Microcontroller Block Diagram Microcontroller Connections to the 41210 BridgeJtag Related DocumentsIntel 41210 Bridge Adapter Card Block Diagram Intel41210 Serial to Parallel PCI Bridge ApplicationsThis page intentionally left blank Package Specification Package InformationBottom View 41210 Bridge 567-Ball Fcbga Package Dimensions Package InformationSide View 41210 Bridge 567-Ball Fcbga Package Dimensions This page intentionally left blank Power Plane Layout 41210 Bridge Decoupling GuidelinesPower Plane Layout Split Voltage Planes Bridge Decoupling GuidelinesPCI ARST#,BRST# and PERST# Timing Requirements Bridge Reset and Power Timing Considerations5VCC15 and VCC33 Voltage Requirements Bridge Reset and Power Timing Considerations General Routing Guidelines General Routing GuidelinesCrosstalk EMI Considerations General Routing GuidelinesTrace Impedance Power Distribution and DecouplingDecoupling Differential Impedance Cross Section of Differential TraceAdapter Card Topology Board Layout GuidelinesAdapter Card Stack Up, Microstrip and Stripline Board Layout Guidelines Adapter Card StackupInterrupts PCI-X Layout GuidelinesINTx Routing Table PCI-X Layout Guidelines PCI ArbitrationInterrupt Routing for Devices Behind a Bridge Interrupt Binding for Devices Behind a BridgePCI General Layout Guidelines PCI Resistor CompensationPCI Pullup Resistors Not Required PCI-X SignalsPCI/PCI-X Frequency/Mode Straps PCI Clock Layout Guidelines BCBE#74, BDEVSEL#, BFRAME#, BINTA#, BINTB#, BINTC#, BINTD#PCI Clock Distribution and Matching Requirements PCI-X Clock Layout Requirements Summary Parameter Routing GuidelinesPCI-X Topology Layout Guidelines PCI-X Slot GuidelinesEmbedded PCI-X 133 MHz Routing Recommendations Embedded PCI-X 133 MHzParameter Routing Guideline for Lower AD Bus Embedded PCI-X 100 MHz Embedded PCI-X 100 MHz Routing RecommendationsPCI-X 66 MHz Embedded Topology PCI-X 66 MHz Embedded Routing RecommendationsPCI 66 MHz Embedded Topology PCI 66 MHz Embedded TablePCI 33 MHz Embedded Mode Topology PCI 33 MHz Embedded Routing RecommendationsThis page intentionally left blank PCI Express Layout General recommendationsPCI Express Layout PCI-Express Layout GuidelinesAdapter Card Layout Guidelines Adapter Card Routing Recommendations Sheet 1Adapter Card Routing Recommendations Sheet 2 This page intentionally left blank Circuit Implementations Config10.1 41210 Bridge Analog Voltage Filters PCI Express Analog Voltage Filter PCI Analog Voltage FiltersCircuit Implementations Vccape Bandgap Analog Voltage FilterVssape Vccbgpe Bandgap Analog Voltage Filter CircuitVSS Vssbgpe Reference and Compensation Circuit Implementations PERCOMP0 PERCOMP1 RcompSM Bus SMBUs Address ConfigurationBit Value Bridge Customer Reference Boards Board Stack-upImpedance Layer Type Thickness Copper WeightMaterial Bridge Customer Reference BoardsBoard Outline Mechanical Outline of the 41210 BridgeThis page intentionally left blank Signals Recommendations Reason/Impact Design Guide ChecklistPCI Express Interface Signals PERCOMP10Design Guide Checklist PCI/PCI-X Interface SignalsApcixcap AM66ENBM66EN PERST# BpcixcapSMBus Interface Signals Miscellaneous SignalsSignals VCC15 Power and Ground SignalsSignal Recommendations Reason/Impact VCC33Jtag Signals
Related manuals
Manual 120 pages 33.98 Kb