Contents
General Description
Functional Block Diagram
Architecture Overview
ADSP-2181/ADSP-2183
ADSP-2181/ADSP-2183 Integration
PIN Descriptions
Pin Input Names Pins Output Function
Lowest Priority
Interrupt Vector
Source of Interrupt Address Hex
Highest Priority
ADSP-2181 ADSP-2183
System Interface
Memory A13 A120
Pmovlay
Address Range Wait State Register
Internal
Memory Space Word Size Alignment
Idma Port Booting
Booting Method
Designing AN EZ-ICE-COMPATIBLE System
Syntax IOaddr = dreg dreg = IOaddr
Biased Rounding
Instruction SET Description
PM, DM, BM, IOM, & CM
Reset GND
Grades Parameter Test Conditions Min Max Unit
Grade Parameter Min Max Unit
ESD Sensitivity
Memory Timing Specifications
Frequency Dependency for Timing Specifications
Absolute Maximum Ratings
Package
50C/W 2C/W 48C/W
41C/W 10C/W 31C/W
Test Conditions
Capacitive Loading
ADSP-2183-SPECIFICATIONS
ADSP-2183 Timing Parameters
Tqfp
Delay Valid Output
Parameter Min Max Unit Clock Signals and Reset
Control Signals
28.8 MHz Parameter Min Max Clock Signals and Reset
Flag Output Hold after Clkout Low5 5tCK
FI, or PFx Setup before Clkout Low1, 2, 3 25tCK + IRQx
Flag Output Delay from Clkout Low5 25tCK +
Parameter Min Max Unit Interrupts and Flag
Parameter Min Max Unit Bus Request/Grant
28.8 MHz Parameter Min Max Unit Memory Read
Parameter Min Max Unit Memory Read
Parameter Min Max Unit Memory Write
Parameter Min Max Unit Serial Ports
Parameter Min Max Unit Idma Address Latch
Parameter Min Max Unit Idma Write, Short Write Cycle
28.8 MHz
Parameter Min Max Idma Write, Short Write Cycle
Parameter Min Max Unit Idma Write, Long Write Cycle
28.8 MHz Parameter Min Max Unit Idma Read, Long Read Cycle
Parameter Min Max Unit Idma Read, Long Read Cycle
28.8 MHz Parameter Min Max Unit Idma Read, Short Read Cycle
Parameter Min Max Unit Idma Read, Short Read Cycle
Lead Tqfp Package Pinout
Number Name
Pin
Outline Dimensions
Millimeters Inches Symbol MIN TYP MAX
Lead Pqfp Package Pinout
PF0
160
Ordering Guide
Page
Page
C2144-16-6/96