CY7C1361C
CY7C1363C
Timing Diagrams (continued)
Write Cycle Timing[22, 23]
CLK
tCYC
tCH tCL
tADS tADH
ADSP
tADS tADH
ADSC
tAS tAH
ADDRESS A1 A2
Byte write signals are ignored for first cycle when
ADSP initiates burst
BWE,
BWX
t t
WES WEH
ADSC extends burst
tADS tADH
A3
tWES tWEH
GW
tCES tCEH
CE
tADVS tADVH
ADV
OE
Data in (D) |
Data Out (Q)
tOEHZ
tDS t DH
D(A1)
ADV suspends burst
D(A2) | D(A2 + 1) | D(A2 + 1) | D(A2 + 2) | D(A2 + 3) | D(A3) | D(A3 + 1) | D(A3 + 2) |
BURST READ Single WRITE
BURST WRITE
Extended BURST WRITE
DON’T CARE | UNDEFINED |
Note:
23. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BWX LOW.
Document #: | Page 23 of 31 |
[+] Feedback