Cypress CY7C1472BV33 manual 3V TAP AC Test Conditions, 5V TAP AC Test Conditions, GND VIN Vddq

Page 16

CY7C1470BV33 CY7C1472BV33, CY7C1474BV33

3.3V TAP AC Test Conditions

Input pulse levels

VSS to 3.3V

Input rise and fall times

1 ns

Input timing reference levels

1.5V

Output reference levels

1.5V

Test load termination supply voltage

1.5V

2.5V TAP AC Test Conditions

Input pulse levels

VSS to 2.5V

Input rise and fall time

1 ns

Input timing reference levels

1.25V

Output reference levels

1.25V

Test load termination supply voltage

1.25V

3.3V TAP AC Output Load Equivalent

2.5V TAP AC Output Load Equivalent

 

 

 

 

 

1.5V

 

 

 

 

 

 

 

 

 

1.25V

 

 

 

 

 

 

 

 

 

 

50Ω

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

50Ω

TDO

 

 

 

 

 

 

 

 

 

 

TDO

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ZO= 50Ω

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

20pF

 

 

 

 

 

ZO= 50Ω

 

 

 

 

 

 

 

 

 

 

20pF

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TAP DC Electrical Characteristics And Operating Conditions

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

(0°C < TA < +70°C; VDD = 3.135V to 3.6V unless otherwise noted)[11]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Parameter

 

Description

 

 

 

 

Test Conditions

 

 

 

Min

 

 

 

Max

 

Unit

VOH1

 

Output HIGH Voltage

IOH = –4.0 mA,VDDQ = 3.3V

 

 

2.4

 

 

 

 

 

 

 

 

 

 

 

V

 

 

 

 

 

 

IOH = –1.0 mA,VDDQ = 2.5V

 

 

2.0

 

 

 

 

 

 

 

 

 

 

 

V

VOH2

 

Output HIGH Voltage

IOH = –100 µA

VDDQ = 3.3V

 

 

2.9

 

 

 

 

 

 

 

 

 

 

 

V

 

 

 

 

 

 

 

 

 

 

 

VDDQ = 2.5V

 

 

2.1

 

 

 

 

 

 

 

 

 

 

 

V

VOL1

 

Output LOW Voltage

IOL = 8.0 mA

VDDQ = 3.3V

 

 

 

 

 

0.4

 

 

 

 

 

 

 

V

 

 

 

 

 

 

IOL = 1.0 mA

VDDQ = 2.5V

 

 

 

 

 

0.4

 

 

 

 

 

 

 

V

VOL2

 

Output LOW Voltage

IOL = 100 µA

VDDQ = 3.3V

 

 

 

 

 

0.2

 

 

 

 

 

 

 

V

 

 

 

 

 

 

 

 

 

 

 

VDDQ = 2.5V

 

 

 

 

 

0.2

 

 

 

 

 

 

 

V

VIH

 

Input HIGH Voltage

 

 

 

 

 

VDDQ = 3.3V

 

 

2.0

 

VDD + 0.3

 

V

 

 

 

 

 

 

 

 

 

 

 

VDDQ = 2.5V

 

 

1.7

 

VDD + 0.3

 

V

VIL

 

Input LOW Voltage

 

 

 

 

 

VDDQ = 3.3V

 

 

 

–0.3

 

0.8

 

 

 

 

 

 

 

V

 

 

 

 

 

 

 

 

 

 

 

VDDQ = 2.5V

 

 

 

–0.3

 

0.7

 

 

 

 

 

 

 

V

IX

 

Input Load Current

GND < VIN < VDDQ

 

 

 

 

 

–5

 

5

 

 

 

 

 

 

 

µA

Note

11. All voltages refer to VSS (GND).

Document #: 001-15031 Rev. *C

Page 16 of 30

[+] Feedback

Image 16
Contents Functional Description Selection GuideDescription 250 MHz 200 MHz 167 MHz Unit Cypress Semiconductor Corporation 198 Champion CourtLogic Block Diagram CY7C1470BV33 2M x Logic Block Diagram CY7C1472BV33 4M xLogic Block Diagram CY7C1474BV33 1M x ADV/LDPin Configurations Pin Tqfp PinoutCEN NC/1G CE2 CLKTDI TDO ModeBall Fbga 14 x 22 x 1.76 mm Pinout CY7C1474BV33 1M × Pin Definitions Pin Name IO Type Pin Description Byte Write Select Inputs, Active LOW. Qualified withFunctional Overview ZZ Mode Electrical Characteristics Parameter Description Test Conditions Min Max UnitTruth Table Operation Address UsedPartial Write Cycle Description Function CY7C1470BV33 BW d BW c BW b BW aFunction CY7C1472BV33 Function CY7C1474BV33TAP Controller State Diagram Ieee 1149.1 Serial Boundary Scan JtagTAP Instruction Set TAP Timing TAP AC Switching Characteristics Parameter Description Min Max Unit ClockOutput Times Hold TimesTAP DC Electrical Characteristics And Operating Conditions 3V TAP AC Test Conditions5V TAP AC Test Conditions GND VIN VddqScan Register Sizes Register Name Bit Size Identification Codes Instruction DescriptionBoundary Scan Exit Order 2M x Bit # Ball ID Boundary Scan Exit Order 4M x Bit # Ball IDBoundary Scan Exit Order 1M x Bit # Ball IDE10 V10Electrical Characteristics Maximum RatingsOperating Range Range AmbientThermal Resistance CapacitanceAC Test Loads and Waveforms Setup Times Switching CharacteristicsParameter Description 250 200 167 Unit Min Max Switching Waveforms ADV/LD AddressData A3 A4NOP, Stall and Deselect Cycles Ordering Information 250 Package Diagrams Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mmBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm ECN No Issue Date Orig. Description of Change VKN/KKVTMPVKN/AESA VKN