Cypress CY7C0430BV, CY7C0430CV manual Switching Waveforms, Master Reset10

Page 12

CY7C0430BV

CY7C0430CV

tTH

tTL

Test Clock

TCK

Test Mode Select

TMS

Test Data-In

TDI

Test Data-Out

TDO

Switching Waveforms

Master Reset[10]

tTMSS

tTDIS

tTCYC

tTMSH

tTDIH

tTDOX

tTDOV

	tCYC2	tCL2
	tCH2	tCL2
CLK
MRST	tRS
ALL	tRSF
ADDRESS/
DATA
LINES	tRSR	tS
ALL	tRSR	tS
OTHER	INACTIVE	ACTIVE
INPUTS
TMS[11]
CNTINT
INT
TDO

Notes:

10.tS is the set-up time required for all input control signals.

11.To Reset the test port without resetting the device, TMS must be held low for five clock cycles.

Document #: 38-06027 Rev. *B

Page 12 of 37

[+] Feedback

Image 12

Contents Features QuadPort DSE Family ApplicationsCypress Semiconductor Corporation Functional Description Processor Pre-processed Data PathProcessor Processed Data Path Queue #1Top Level Logic Block Diagram Port 1 Operation-control Logic Blocks2Port 1 Operation-Control Logic Block Diagram Address Readback is independent of CEsPin Configuration Ball Grid Array BGA Top ViewSelection Guide Pin DefinitionsCY7C0430CV Unit Port DescriptionMask Register Readback Input . When asserted LOW Counter Interrupt Flag Output . Flag is asserted LOWElectrical Characteristics Over the Operating Range Maximum RatingsOperating Range CapacitanceThree-State Delay AC Test LoadNormal Load TAP LoadChip Enable Set-up Time Chip Enable Hold TimeOutput Enable to Data Valid Maximum FrequencyJtag Timing and Switching Waveforms Switching Waveforms Master Reset10CLK AddressData OUT LatencyBank Select Read 17 Read-to-Write-to-Read OE =Address B1 Read No Operation WriteRead-to-Write-to-Read OE Controlled19, 20, 21 Read with Address Counter Advance23Cntld Cntinc DataoutWrite with Address Counter Advance 24 Address InternalWrite External Write with Counter HoldCounter Reset 21, 26 Counter Write Read Reset AddressData Data OUT Address nLoad and Read Address Counter28 Cntrd InternalLoad Read Data with Counter External Address Internal Load and Read Mask Register MkldMkrd Mask Internal Value Load Read Mask Register ValuePort 1 Write to Port 2 Read34, 35 Counter Interrupt 37, 38 Mailbox Interrupt Timing40, 41, 42, 43Mode Operation OperationMaster Reset InterruptsInterrupt Operation Example Port FunctionAddress Counter Control Operations Cntrd MkrdCntinc = Cntld = Cntrst = CLK Counter-Mask Register Disabling the Jtag Feature Test Access Port TAP-Test Clock TCKTest Mode Select Performing a TAP ResetNon-Debug Mode Go-NoGo Identification ID RegisterTAP Instruction Set Debug Mode Mbist Control StatesBoundary Scan Cells BSC P4IO17-9TAP Controller State Diagram FSM53 EXIT2-IR UPDATE-DR UPDATE-IRJTAG/BIST TAP Controller Block Diagram MUXMbist Debug Register MDR 391 Bist TAP ControllerScan Registers Sizes Register Name Bit Size Instruction Identification Codes DescriptionPlaces the bypass register BYR between TDI and TDO Between TDI and TDOMbist Control Register MCR MCR10 Mode Boundary Scan Order Cell # Signal Name Bump Ball ID CE0CLKP4 CLKP3CLKP2 Ordering Information Package Diagram Lead Pbga 27 x 27 x 2.33 mm BG272Issue Orig. Description of Change Date Document HistorySZV FSG

Switching Waveforms

Master Reset[10]

CNTINT

INT

TDO