Cypress CY7C0430BV, CY7C0430CV manual Load and Read Address Counter28, Cntrd Internal

Page 18

CY7C0430BV

CY7C0430CV

Switching Waveforms (continued)

Load and Read Address Counter[28]

 

tCYC2

 

 

 

tCH2

tCL2

Note 29

 

Note 30

CLK

 

 

 

 

 

 

tSA

tHA

tCKLZ

tCA2

tCKHZ

A0–A15

 

 

An

 

 

 

 

An+2[31]

 

 

 

 

 

 

 

 

 

 

 

 

 

tSCLD tHCLD

CNTLD

CNTINC

tSCINC

 

 

 

tHCINC

tSCRD

 

 

 

tHCRD

 

 

 

 

 

 

 

 

CNTRD

INTERNAL

 

 

An

An+1

An+2

A

n+2

A

n+2

ADDRESS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tCD2

tDC

 

 

tCKHZ

 

tCKLZ

DATAOUT

 

 

 

 

 

 

 

Q

x–1

Q

Q

Q

n+1

 

Qn+2

 

Q

 

 

x

n

 

 

 

 

n+2

Load

Read Data with Counter

Read

External

Address

 

Internal

 

Address

 

 

Notes:

28.CE0 = OE = LB = UB = VIL; CE1 = R/W = CNTRST = MRST = MKLD = MKRD = VIH.

29.Address in output mode. Host must not be driving address bus after time tCKLZ in next clock cycle.

30.Address in input mode. Host can drive address bus after tCKHZ.

31.This is the value of the address counter being read out on the address lines.

Document #: 38-06027 Rev. *B

Page 18 of 37

[+] Feedback

Image 18
Contents Features QuadPort DSE Family ApplicationsCypress Semiconductor Corporation Processor Processed Data Path Functional DescriptionProcessor Pre-processed Data Path Queue #1Top Level Logic Block Diagram Port 1 Operation-control Logic Blocks2Port 1 Operation-Control Logic Block Diagram Address Readback is independent of CEsPin Configuration Ball Grid Array BGA Top ViewCY7C0430CV Unit Selection GuidePin Definitions Port DescriptionMask Register Readback Input . When asserted LOW Counter Interrupt Flag Output . Flag is asserted LOWOperating Range Electrical Characteristics Over the Operating RangeMaximum Ratings CapacitanceNormal Load Three-State DelayAC Test Load TAP LoadOutput Enable to Data Valid Chip Enable Set-up TimeChip Enable Hold Time Maximum FrequencyJtag Timing and Switching Waveforms Switching Waveforms Master Reset10Data OUT CLKAddress LatencyAddress B1 Bank Select Read 17Read-to-Write-to-Read OE = Read No Operation WriteCntld Cntinc Read-to-Write-to-Read OE Controlled19, 20, 21Read with Address Counter Advance23 DataoutWrite External Write with Write with Address Counter Advance 24Address Internal Counter HoldData Data OUT Counter Reset 21, 26Counter Write Read Reset Address Address nLoad and Read Address Counter28 Cntrd InternalLoad Read Data with Counter External Address Internal Mkrd Mask Internal Value Load and Read Mask RegisterMkld Load Read Mask Register ValuePort 1 Write to Port 2 Read34, 35 Counter Interrupt 37, 38 Mailbox Interrupt Timing40, 41, 42, 43Mode Operation OperationInterrupt Operation Example Master ResetInterrupts Port FunctionAddress Counter Control Operations Cntrd MkrdCntinc = Cntld = Cntrst = CLK Counter-Mask Register Test Mode Select Disabling the Jtag FeatureTest Access Port TAP-Test Clock TCK Performing a TAP ResetNon-Debug Mode Go-NoGo Identification ID RegisterTAP Instruction Set Boundary Scan Cells BSC Debug ModeMbist Control States P4IO17-9TAP Controller State Diagram FSM53 EXIT2-IR UPDATE-DR UPDATE-IRMbist Debug Register MDR 391 JTAG/BIST TAP Controller Block DiagramMUX Bist TAP ControllerPlaces the bypass register BYR between TDI and TDO Scan Registers Sizes Register Name Bit SizeInstruction Identification Codes Description Between TDI and TDOMbist Control Register MCR MCR10 Mode CLKP4 Boundary Scan Order Cell # Signal Name Bump Ball IDCE0 CLKP3CLKP2 Ordering Information Package Diagram Lead Pbga 27 x 27 x 2.33 mm BG272SZV Issue Orig. Description of Change DateDocument History FSG