Cypress CY7C0430BV, CY7C0430CV manual Bank Select Read 17, Read-to-Write-to-Read OE =, Address B1

Page 14

								CY7C0430BV
								CY7C0430CV
Switching Waveforms (continued)
Bank Select Read[17, 18]
	tCH2	tCYC2
	tCH2	tCL2
CLK
	tSA	tHA
ADDRESS(B1)	A0	A1	A2			A3	A4	A5
	tSC	tHC
CE(B1)
		tCD2	tSC	tHC	tCD2	tCKHZ	tCD2	tCKHZ

DATA

Q0

Q1

Q3

OUT(B1)

tSA

tHA

tCKLZ

t

DC

tDC

ADDRESS

A

0

A

1

A

2

A3

A4

A5

(B2)

(B2)

tSC

tHC

CE

tCD2

DATAOUT(B2)

tSC

tHC

tCD2

tCKHZ

Q2

Q4

tCKLZ

tCKLZ

Read-to-Write-to-Read (OE = V			)[19, 20, 21, 22]
		IL
	tCH2	tCYC2	tCL2
	tCH2		tCL2
CLK
CE
	tSC	tHC
			tSW	tHW
R/W	tSW	tHW
	tSW	tHW
ADDRESS	An		An+1	An+2	An+2	An+3	An+4
	tSA	tHA			tSD tHD
	tSA	tHA
DATAIN			tCD2	tCKHZ	Dn+2		tCD2
			tCD2	tCKHZ			tCD2
DATA			Qn				Q
DATA							n+3
OUT

tCKLZ

Read

No Operation

Write

Read

Notes:

17.In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each bank consists of one QuadPort DSE device from this data sheet. ADDRESS(B1) = ADDRESS(B2).

18.LB = UB = OE = CNTLD = VIL; MRST = CNTRST= MKLD = VIH.

19.Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

20.LB = UB = CNTLD = VIL; MRST = CNTRST = MKLD = VIH.

21.Addresses do not have to be accessed sequentially since CNTLD = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference only.

22.During “No Operation,” data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.

Document #: 38-06027 Rev. *B

Page 14 of 37

[+] Feedback

Image 14

Contents Cypress Semiconductor Corporation FeaturesQuadPort DSE Family Applications Processor Processed Data Path Functional DescriptionProcessor Pre-processed Data Path Queue #1Top Level Logic Block Diagram Port 1 Operation-control Logic Blocks2Port 1 Operation-Control Logic Block Diagram Address Readback is independent of CEsPin Configuration Ball Grid Array BGA Top ViewCY7C0430CV Unit Selection GuidePin Definitions Port DescriptionMask Register Readback Input . When asserted LOW Counter Interrupt Flag Output . Flag is asserted LOWOperating Range Electrical Characteristics Over the Operating RangeMaximum Ratings CapacitanceNormal Load Three-State DelayAC Test Load TAP LoadOutput Enable to Data Valid Chip Enable Set-up TimeChip Enable Hold Time Maximum FrequencyJtag Timing and Switching Waveforms Switching Waveforms Master Reset10Data OUT CLKAddress LatencyAddress B1 Bank Select Read 17Read-to-Write-to-Read OE = Read No Operation WriteCntld Cntinc Read-to-Write-to-Read OE Controlled19, 20, 21Read with Address Counter Advance23 DataoutWrite External Write with Write with Address Counter Advance 24Address Internal Counter HoldData Data OUT Counter Reset 21, 26Counter Write Read Reset Address Address nLoad Read Data with Counter External Address Internal Load and Read Address Counter28Cntrd Internal Mkrd Mask Internal Value Load and Read Mask RegisterMkld Load Read Mask Register ValuePort 1 Write to Port 2 Read34, 35 Counter Interrupt 37, 38 Mailbox Interrupt Timing40, 41, 42, 43Mode Operation OperationInterrupt Operation Example Master ResetInterrupts Port FunctionCntinc = Cntld = Cntrst = CLK Address Counter Control OperationsCntrd Mkrd Counter-Mask Register Test Mode Select Disabling the Jtag FeatureTest Access Port TAP-Test Clock TCK Performing a TAP ResetTAP Instruction Set Non-Debug Mode Go-NoGoIdentification ID Register Boundary Scan Cells BSC Debug ModeMbist Control States P4IO17-9TAP Controller State Diagram FSM53 EXIT2-IR UPDATE-DR UPDATE-IRMbist Debug Register MDR 391 JTAG/BIST TAP Controller Block DiagramMUX Bist TAP ControllerPlaces the bypass register BYR between TDI and TDO Scan Registers Sizes Register Name Bit SizeInstruction Identification Codes Description Between TDI and TDOMbist Control Register MCR MCR10 Mode CLKP4 Boundary Scan Order Cell # Signal Name Bump Ball IDCE0 CLKP3CLKP2 Ordering Information Package Diagram Lead Pbga 27 x 27 x 2.33 mm BG272SZV Issue Orig. Description of Change DateDocument History FSG