Xilinx DS610 manual Differential I/O Standards, Iostandard Attribute CCO for Drivers

Page 17

R

DC and Switching Characteristics

Differential I/O Standards

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VINP

 

Differential

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

P

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Internal

 

 

 

 

 

 

 

 

 

 

 

 

 

 

N

 

I/O Pair Pins

 

 

 

 

Logic

 

 

 

 

 

 

 

 

 

VINN

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VINN

 

50%

 

 

 

 

 

VID

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VINP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VICM

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

GND level

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

V

ICM

= Input common mode voltage =

VINP + VINN

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VID = Differential input voltage =

 

VINP - VINN

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DS610-3_03_061507

 

 

 

 

 

Figure 3: Differential Input Voltages

 

 

 

Table 12: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IOSTANDARD Attribute

VCCO for Drivers(1)

 

 

 

 

 

 

VID

 

 

 

 

 

VICM(2)

 

Min (V)

Nom (V)

 

Max (V)

 

Min (mV)

Nom (mV)

Max (mV)

 

Min (V)

Nom (V)

Max (V)

LVDS_25(3)

2.25

2.5

 

 

2.75

 

100

 

 

350

600

 

0.3

1.25

2.35

LVDS_33(3)

3.0

3.3

 

 

3.6

 

 

100

 

 

350

600

 

0.3

1.25

2.35

BLVDS_25(4)

2.25

2.5

 

 

2.75

 

100

 

 

300

 

 

–

 

0.3

1.3

2.35

MINI_LVDS_25(3)

2.25

2.5

 

 

2.75

 

200

 

 

 

 

–

600

 

0.3

1.2

1.95

MINI_LVDS_33(3)

3.0

3.3

 

 

3.6

 

 

200

 

 

 

 

–

600

 

0.3

1.2

1.95

LVPECL_25(5)

 

Inputs Only

 

 

 

 

 

100

 

 

800

1000

 

0.3

1.2

1.95

LVPECL_33(5)

 

Inputs Only

 

 

 

 

 

100

 

 

800

1000

 

0.3

1.2

2.8(6)

RSDS_25(3)

2.25

2.5

 

 

2.75

 

100

 

 

200

 

 

–

 

0.3

1.2

1.5

RSDS_33(3)

3.0

3.3

 

 

3.6

 

 

100

 

 

200

 

 

–

 

0.3

1.2

1.5

TMDS_33(3,4,7)

3.14

3.3

 

 

3.47

 

150

 

 

 

 

–

1200

 

2.7

–

3.23

PPDS_25(3)

2.25

2.5

 

 

2.75

 

100

 

 

 

 

–

400

 

0.2

–

2.3

PPDS_33(3)

3.0

3.3

 

 

3.6

 

 

100

 

 

 

 

–

400

 

0.2

–

2.3

DIFF_HSTL_I_18

1.7

1.8

 

 

1.9

 

 

100

 

 

 

 

–

 

 

–

 

0.8

–

1.1

DIFF_HSTL_II_18(8)

1.7

1.8

 

 

1.9

 

 

100

 

 

 

 

–

 

 

–

 

0.8

–

1.1

DIFF_HSTL_III_18

1.7

1.8

 

 

1.9

 

 

100

 

 

 

 

–

 

 

–

 

0.8

–

1.1

DIFF_HSTL_I

1.4

1.5

 

 

1.6

 

 

100

 

 

 

 

–

 

 

–

 

0.68

–

0.9

DIFF_HSTL_III

1.4

1.5

 

 

1.6

 

 

100

 

 

 

 

–

 

 

–

 

–

0.9

–

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIFF_SSTL18_I

1.7

1.8

 

 

1.9

 

 

100

 

 

 

 

–

 

 

–

 

0.7

–

1.1

DIFF_SSTL18_II(8)

1.7

1.8

 

 

1.9

 

 

100

 

 

 

 

–

 

 

–

 

0.7

–

1.1

DIFF_SSTL2_I

2.3

2.5

 

 

2.7

 

 

100

 

 

 

 

–

 

 

–

 

1.0

–

1.5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIFF_SSTL2_II(8)

2.3

2.5

 

 

2.7

 

 

100

 

 

 

 

–

 

 

–

 

1.0

–

1.5

DIFF_SSTL3_I

3.0

3.3

 

 

3.6

 

 

100

 

 

 

 

–

 

 

–

 

1.1

–

1.9

DIFF_SSTL3_II

3.0

3.3

 

 

3.6

 

 

100

 

 

 

 

–

 

 

–

 

1.1

–

1.9

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Notes:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1.The VCCO rails supply only differential output drivers, not input circuits.

2.VICM must be less than VCCAUX.

3.These true differential output standards are supported only on FPGA banks 0 and 2. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331.

4.See "External Termination Requirements for Differential I/O."

5.LVPECL is supported on inputs only, not outputs. Requires VCCAUX=3.3V ± 10%.

6.LVPECL_33 maximum VICM = VCCAUX – (VID/2).

7.Requires VCCAUX = 3.3V ± 10%. (VCCAUX - 300 mV) ≤VICM ≤ (VICM - 37 mV).

8.These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O Resources" in UG331.

9.VREF inputs are used for the DIFF_SSTL and DIFF_HSTL standards. The VREF settings are the same as for the single-ended versions in Table 11. Other differential standards do not use VREF.

DS610-3 (v2.0) July 16, 2007

www.xilinx.com

17

Product Specification

Page 16 Page 18
Image 17
Page 16 Page 18
Contents DS610-1 v2.0 July 16 Product SpecificationDS610-2 v2.0 July 16 DS610-3 v2.0 July 16Data Sheet Spartan-3A and Spartan-3A DSP Fpga Differences FeaturesIntroduction Architectural Overview ConfigurationCapabilities Introduction and Ordering InformationCS484 FG676 Device CSG484 FGG676 User Diff XC3SD1800A DCM519 227 XC3SD3400AOrdering Information Package MarkingStandard Packaging Pb-Free PackagingDate Version Revision Revision HistoryIntroduction and Ordering Information DS610-2 v2.0 July 16 Added Low-power options no changes to this moduleFunctional Description Symbol Description Conditions Min Max Units DC Electrical CharacteristicsAbsolute Maximum Ratings Absolute Maximum RatingsDC and Switching Characteristics Power Supply SpecificationsSupply Voltage Thresholds for Power-On Reset Symbol Description Min Max Units= GND General DC Characteristics for I/O PinsSymbol Description Test Conditions Min Typ Max Units Typical2 Commercial Industrial Symbol Description Device Quiescent Supply Current Characteristics Quiescent Current Requirements Maximum2Attribute Min Nom Max Single-Ended I/O StandardsCCO for Drivers Attribute Test Logic Level Conditions CharacteristicsTest Logic Level Conditions Attribute Max MinMin Nom Max Min mV Nom mV Max mV Differential I/O StandardsIostandard Attribute CCO for Drivers Iostandard Attribute Min mV Typ mV Max mV Symbol Description Minimum Units Device DNA Identifier Memory CharacteristicsDevice DNA Data Retention, Read Endurance External Termination Requirements for Differential I/OSoftware Version Requirements Switching CharacteristicsSpartan-3A DSP v1.29 Speed Grade Designations Sign Up for Alerts on Xilinx MySupportSpartan-3A DSP Speed File Version History Pin-to-Pin Clock-to-Output Times for the IOB Output Path TimingRate, without DCM At the Output pin. The DCM is not UseHold Times Ifddelayvalue =Device Min Units Setup Times Symbol Description ConditionsSet/Reset Pulse Width Speed GradeIoplid Lvttl LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 Single-Ended StandardsPCI333 PCI663 Differential StandardsTiming for the IOB Three-State Path Set/Reset TimesAsynchronous Output Enable/Disable Times QuietIO QuietIO 27.67QuietIO 24.97 QuietIO 25.92Inputs Only LVDS25 LVDS33 BLVDS25 MINILVDS25 MINILVDS33 LVPECL25Timing Measurement Methodology Signal Standard Inputs OutputsTest Methods for Timing Measurement at I/Os InputsVicm + RT ΩDifferential Device CS484 FG676 XC3SD1800A XC3SD3400A Simultaneously Switching Output GuidelinesEquivalent VCCO/GND Pairs per Bank CS484, FG676 Signal Standard Top, Bottom Left, RightPackage Type Differential Standards Number of I/O Pairs or Channels QuietIO PCI333 PCI663Clock Timing Configurable Logic Block CLB TimingCLB Slicem Timing Clock Distribution Switching Characteristics Clock Buffer/Multiplexer Switching CharacteristicsCLB Shift Register Switching Characteristics Clock Frequency Block RAM TimingBlock RAM Timing Speed Grade Symbol Description Setup Times for the DSP48ASetup Times of Data Pins to the Pipeline Register Clock DSP48A TimingClock to Out from Input Register Clock to Output Pins Clock to Out from Pipeline Register Clock to Output PinsCombinatorial Delays from Input Pins to Output Pins Maximum FrequencyInput Clock Jitter Tolerance Delay Path Variation4 Delay-Locked Loop DLLDigital Clock Manager DCM Timing Recommended Operating Conditions for the DLLSpeed Grade Symbol Description Speed Grade Symbol Description Units Min Max Switching Characteristics for the DFSDigital Frequency Synthesizer DFS Recommended Operating Conditions for the DFSSwitching Characteristics for the PS in Variable Phase Mode Phase Shifter PSPhase Shifting Range Miscellaneous DCM TimingDnaport Interface Timing DNA Port TimingEntering Suspend Mode Exiting Suspend Mode Suspend Mode TimingEntering Suspend Mode Symbol Description Min Typ Max UnitsAll Speed Grades Symbol Description Device Min Max Units Configuration and Jtag TimingGeneral Configuration Power-On/Reconfigure Timing Master Mode Cclk Output Period by ConfigRate Option Setting Configuration Clock Cclk CharacteristicsCclk clock period by 11.2Slave Mode Cclk Input Low and High Time Master Mode Cclk Output Minimum Low and High TimeEquivalent Cclk clock frequency Cclk Low and High timeMin Max Units Clock-to-Output Times Master Serial and Slave Serial Mode TimingSlave All Speed Grades Symbol Description Slave Parallel Mode Timing Symbol Description Minimum Serial Peripheral Interface SPI Configuration TimingSymbol Description Requirement Units Symbol Description Minimum Maximum Units Byte Peripheral Interface BPI Configuration TimingSetup time on M20 mode pins before the rising edge of Initb Hold time on M20 mode pins after the rising edge of InitbParallel NOR Flash Prom output-enable time Symbol Description Requirement UnitsParallel NOR Flash Prom read access time Parallel NOR Flash Prom chip-select timeINTEST, EXTEST, Sample Ieee 1149.1/1553 Jtag Test Access Port TimingDSP48A timing in and Table Diffhstli and Diffhstliii to , , and . Updated Tmds DCDC and Switching Characteristics Type/Color Description Pin Names in Type Code Types of Pins on Spartan-3A DSP FPGAsPin Types Pinout Descriptions Types of Pins on Spartan-3A DSP FPGAs Package Pins by TypePower and Ground Supply Pins by Package Maximum User I/O by PackagePinout Descriptions Package Thermal CharacteristicsSpartan-3A DSP Package Thermal Characteristics Pinout Table CS484 484-Ball Chip-Scale Ball Grid ArraySpartan-3A DSP CS484 Pinout Bank Pin Name CS484 Type BallPinout Descriptions Spartan-3A DSP CS484 Pinout AA3 Dual VCCO1AA4 AA6 InputVCCO2 VCCO2 AA5 Vcco AA9VCCO2 Vcco AA1 VrefGND AB1 VCCO3 VccoGND AA7 Vccaux TCK Vccaux Progb Config DoneJtag Vccaux TMS Jtag TDOFootprint Migration Differences User I/Os by BankUser I/Os Per Bank for the XC3SD1800A in the CS484 Package User I/Os Per Bank for the XC3SD3400A in the CS484 PackageLeft Half of Package top view CS484 FootprintRight Half of CS484 Package top view Pinout Table FG676 676-Ball Fine-Pitch Ball Grid ArraySpartan-3A DSP FG676 Pinout for Spartan-3A DSP FG676 Pinout for XC3SD1800A FpgaIOL26N0/GCLK7 IOL26P0/GCLK6IOL30P1/RHCLK0 IOL30N1/RHCLK1IOL33P1/RHCLK4 IOL31P1/RHCLK2IOL27P2/GCLK0 IOL17P2/RDWRBAF4 AF3AF5 AF7 InputAB9 IP2/VREF2 AB6 VrefIOL30N2/MOSI/CSIB IOL02N2/CSOB AA7 Dual IP2/VREF2 AA9 VrefIOL34N3/LHCLK5 IOL33P3/LHCLK2IOL34P3/LHCLK4 IOL35N3/LHCLK7AE2 Vref AE1 InputAD1 AD2GND AF1 AF6 Vccaux Progb Config TDI Jtag TDOGND AD3 AD8 GND AA1 AA6User I/Os Per Bank for the XC3SD1800A in the FG676 Package User I/Os by BankTop 128 Right 519 314FG676 Package Footprint for XC3SD1800A Fpga top view FG676 FootprintTDO Bank XC3SD3400A Pin Name FG676 Type Ball Spartan-3A DSP FG676 Pinout for XC3SD3400A FpgaIOL16P0 G15 IOL08N0 G17 IOL02P0/VREF0 IOL01P0 G20IP1/VREF1 VCCO0 Vcco IOL01P1/HDCIOL58N1 G22 IOL51P1 G23 IOL51N1 G24 DS610-4 v2.0 July 16 IOL34P1/IRDY1/RHCLK6IOL12P2 Y10 IOL05N1 AC25 IOL06P1T25 IOL29N2 AC14 IOL30P2 AC15 IOL38P2 AC16 IP2 AC17 IOL23N2 AC11 IOL21N2 AC12 IP2 AC13IOL40N2 AC19 IOL41N2 AC20 IOL45N2 AC21 IO2 AC22 VCCO2 AF7 Vcco AE5IOL32P3/LHCLK0 Lhclk IOL32N3/LHCLK1 IOL35P3/TRDY2/LHCLK6 IOL53P3 IOL53N3 IP3IOL36N3 IOL37P3 AA3 IP3/VREF3 AA5 Vref VCCO3 Vcco AB2 GND IP3/VREF3 VrefIOL10N3 IOL03N3 IP3 GND AC5 AC7 GND AD3 AD5 AD8GND AB3 GND AA1 AA4 AA6Vccint AA8 Vccaux AF2 AB4 AB5User I/Os Per Bank for the XC3SD3400A in the FG676 Package Vref are on Input pinsTop 111 Right Bottom 112 LeftPinout Descriptions FG676 Package Footprint for XC3SD3400A Fpga top viewVCCO0 VREF1 VREF1 FG676 Footprint Migration DifferencesPinout Descriptions FG676 Footprint Migration Differences Migration RecommendationsFpga and XC3SD3400A Fpga . Minor edits SPARTAN-3A DSPPinout Descriptions
Top Page Image Contents