Xilinx DS610 manual Timing for the IOB Three-State Path, Set/Reset Times

Page 27

R

DC and Switching Characteristics

Table 22: Timing for the IOB Output Path

 

 

 

 

Speed Grade

 

 

 

 

 

 

 

 

 

 

 

 

-5

-4

 

 

 

 

 

 

 

 

Symbol

Description

Conditions

Device

Max

Max

Units

Clock-to-Output Times

 

 

 

 

 

 

 

 

 

 

 

 

T

When reading from the Output

LVCMOS25(2), 12 mA output

All

2.87

3.13

ns

IOCKP

Flip-Flop (OFF), the time from the

drive, Fast slew rate

 

 

 

 

 

 

 

 

 

 

active transition at the OCLK input to

 

 

 

 

 

 

data appearing at the Output pin

 

 

 

 

 

 

 

 

 

 

 

 

Propagation Times

 

 

 

 

 

 

 

 

 

 

 

 

TIOOP

The time it takes for data to travel from

LVCMOS25(2), 12 mA output

All

2.78

2.91

ns

 

the IOB’s O input to the Output pin

drive, Fast slew rate

 

 

 

 

 

 

 

 

 

 

 

TIOOLP

The time it takes for data to travel from

 

 

2.70

2.85

ns

 

the O input through the OFF latch to

 

 

 

 

 

 

the Output pin

 

 

 

 

 

 

 

 

 

 

 

 

Set/Reset Times

 

 

 

 

 

 

 

 

 

 

 

 

T

Time from asserting the OFF’s SR

LVCMOS25(2), 12 mA output

All

3.63

3.89

ns

IOSRP

input to setting/resetting data at the

drive, Fast slew rate

 

 

 

 

 

 

 

 

 

 

Output pin

 

 

 

 

 

 

 

 

 

 

 

 

TIOGSRQ

Time from asserting the Global Set

 

 

8.62

9.65

ns

 

Reset (GSR) input on the

 

 

 

 

 

 

STARTUP_SPARTAN3A primitive to

 

 

 

 

 

 

setting/resetting data at the Output pin

 

 

 

 

 

 

 

 

 

 

 

 

Notes:

1.The numbers in this table are tested using the methodology presented in Table 25 and are based on the operating conditions set forth in Table 7 and Table 10.

2.This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, add the appropriate Output adjustment from Table 24.

Table 23: Timing for the IOB Three-State Path

 

 

 

 

Speed Grade

 

 

 

 

 

 

 

 

 

 

 

 

-5

-4

 

 

 

 

 

 

 

 

Symbol

Description

Conditions

Device

Max

Max

Units

Synchronous Output Enable/Disable Times

 

 

 

 

 

 

 

 

 

 

 

 

TIOCKHZ

Time from the active transition at the OTCLK

LVCMOS25, 12 mA

All

1.13

1.39

ns

 

input of the Three-state Flip-Flop (TFF) to when

output drive, Fast slew

 

 

 

 

 

the Output pin enters the high-impedance state

rate

 

 

 

 

 

 

 

 

 

 

 

TIOCKON(2)

Time from the active transition at TFF’s OTCLK

 

All

3.08

3.35

ns

 

input to when the Output pin drives valid data

 

 

 

 

 

 

 

 

 

 

 

 

Asynchronous Output Enable/Disable Times

 

 

 

 

 

 

 

 

 

 

 

 

TGTS

Time from asserting the Global Three State

LVCMOS25, 12 mA

All

9.47

10.36

ns

 

(GTS) input on the STARTUP_SPARTAN3A

output drive, Fast slew

 

 

 

 

 

primitive to when the Output pin enters the

rate

 

 

 

 

 

high-impedance state

 

 

 

 

 

 

 

 

 

 

 

 

Set/Reset Times

 

 

 

 

 

 

 

 

 

 

 

 

TIOSRHZ

Time from asserting TFF’s SR input to when

LVCMOS25, 12 mA

All

1.61

1.86

ns

 

the Output pin enters a high-impedance state

output drive, Fast slew

 

 

 

 

 

 

rate

 

 

 

 

TIOSRON(2)

Time from asserting TFF’s SR input at TFF to

 

All

3.57

3.82

ns

 

when the Output pin drives valid data

 

 

 

 

 

 

 

 

 

 

 

 

Notes:

1.The numbers in this table are tested using the methodology presented in Table 25 and are based on the operating conditions set forth in Table 7 and Table 10.

2.This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, add the appropriate Output adjustment from Table 24.

DS610-3 (v2.0) July 16, 2007

www.xilinx.com

27

Product Specification

Page 26 Page 28
Image 27
Page 26 Page 28
Contents DS610-3 v2.0 July 16 Product SpecificationDS610-1 v2.0 July 16 DS610-2 v2.0 July 16Data Sheet Features IntroductionSpartan-3A and Spartan-3A DSP Fpga Differences Introduction and Ordering Information ConfigurationArchitectural Overview CapabilitiesXC3SD3400A DCMCS484 FG676 Device CSG484 FGG676 User Diff XC3SD1800A 519 227Pb-Free Packaging Package MarkingOrdering Information Standard PackagingDate Version Revision Revision HistoryIntroduction and Ordering Information DS610-2 v2.0 July 16 Added Low-power options no changes to this moduleFunctional Description Absolute Maximum Ratings DC Electrical CharacteristicsSymbol Description Conditions Min Max Units Absolute Maximum RatingsSymbol Description Min Max Units Power Supply SpecificationsDC and Switching Characteristics Supply Voltage Thresholds for Power-On ResetGeneral DC Characteristics for I/O Pins Symbol Description Test Conditions Min Typ Max Units= GND Maximum2 Quiescent Supply Current CharacteristicsTypical2 Commercial Industrial Symbol Description Device Quiescent Current RequirementsSingle-Ended I/O Standards CCO for DriversAttribute Min Nom Max Attribute Max Min Test Logic Level Conditions CharacteristicsAttribute Test Logic Level ConditionsDifferential I/O Standards Iostandard Attribute CCO for DriversMin Nom Max Min mV Nom mV Max mV Iostandard Attribute Min mV Typ mV Max mV External Termination Requirements for Differential I/O Device DNA Identifier Memory CharacteristicsSymbol Description Minimum Units Device DNA Data Retention, Read EnduranceSoftware Version Requirements Switching CharacteristicsSign Up for Alerts on Xilinx MySupport Spartan-3A DSP Speed File Version HistorySpartan-3A DSP v1.29 Speed Grade Designations At the Output pin. The DCM is not Use TimingPin-to-Pin Clock-to-Output Times for the IOB Output Path Rate, without DCMHold Times Ifddelayvalue =Speed Grade Symbol Description ConditionsDevice Min Units Setup Times Set/Reset Pulse WidthIoplid Differential Standards Single-Ended StandardsLvttl LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 PCI333 PCI663Set/Reset Times Asynchronous Output Enable/Disable TimesTiming for the IOB Three-State Path QuietIO QuietIO 27.67QuietIO 24.97 QuietIO 25.92Inputs Only LVDS25 LVDS33 BLVDS25 MINILVDS25 MINILVDS33 LVPECL25Inputs Signal Standard Inputs OutputsTiming Measurement Methodology Test Methods for Timing Measurement at I/OsRT Ω DifferentialVicm + Simultaneously Switching Output Guidelines Equivalent VCCO/GND Pairs per BankDevice CS484 FG676 XC3SD1800A XC3SD3400A Signal Standard Top, Bottom Left, Right Package TypeCS484, FG676 Differential Standards Number of I/O Pairs or Channels QuietIO PCI333 PCI663Configurable Logic Block CLB Timing CLB Slicem TimingClock Timing Clock Buffer/Multiplexer Switching Characteristics CLB Shift Register Switching CharacteristicsClock Distribution Switching Characteristics Block RAM Timing Block RAM TimingClock Frequency DSP48A Timing Setup Times for the DSP48ASpeed Grade Symbol Description Setup Times of Data Pins to the Pipeline Register ClockMaximum Frequency Clock to Out from Pipeline Register Clock to Output PinsClock to Out from Input Register Clock to Output Pins Combinatorial Delays from Input Pins to Output PinsRecommended Operating Conditions for the DLL Delay-Locked Loop DLLInput Clock Jitter Tolerance Delay Path Variation4 Digital Clock Manager DCM TimingSpeed Grade Symbol Description Recommended Operating Conditions for the DFS Switching Characteristics for the DFSSpeed Grade Symbol Description Units Min Max Digital Frequency Synthesizer DFSMiscellaneous DCM Timing Phase Shifter PSSwitching Characteristics for the PS in Variable Phase Mode Phase Shifting RangeDnaport Interface Timing DNA Port TimingSymbol Description Min Typ Max Units Suspend Mode TimingEntering Suspend Mode Exiting Suspend Mode Entering Suspend ModeConfiguration and Jtag Timing General Configuration Power-On/Reconfigure TimingAll Speed Grades Symbol Description Device Min Max Units 11.2 Configuration Clock Cclk CharacteristicsMaster Mode Cclk Output Period by ConfigRate Option Setting Cclk clock period byCclk Low and High time Master Mode Cclk Output Minimum Low and High TimeSlave Mode Cclk Input Low and High Time Equivalent Cclk clock frequencyMaster Serial and Slave Serial Mode Timing Slave All Speed Grades Symbol DescriptionMin Max Units Clock-to-Output Times Slave Parallel Mode Timing Symbol Description Minimum Serial Peripheral Interface SPI Configuration TimingSymbol Description Requirement Units Hold time on M20 mode pins after the rising edge of Initb Byte Peripheral Interface BPI Configuration TimingSymbol Description Minimum Maximum Units Setup time on M20 mode pins before the rising edge of InitbParallel NOR Flash Prom chip-select time Symbol Description Requirement UnitsParallel NOR Flash Prom output-enable time Parallel NOR Flash Prom read access timeINTEST, EXTEST, Sample Ieee 1149.1/1553 Jtag Test Access Port TimingDSP48A timing in and Table Diffhstli and Diffhstliii to , , and . Updated Tmds DCDC and Switching Characteristics Types of Pins on Spartan-3A DSP FPGAs Pin TypesType/Color Description Pin Names in Type Code Maximum User I/O by Package Package Pins by TypePinout Descriptions Types of Pins on Spartan-3A DSP FPGAs Power and Ground Supply Pins by PackagePackage Thermal Characteristics Spartan-3A DSP Package Thermal CharacteristicsPinout Descriptions Bank Pin Name CS484 Type Ball CS484 484-Ball Chip-Scale Ball Grid ArrayPinout Table Spartan-3A DSP CS484 PinoutPinout Descriptions Spartan-3A DSP CS484 Pinout AA6 Input VCCO1AA3 Dual AA4AA1 Vref VCCO2 AA5 Vcco AA9VCCO2 VCCO2 VccoVCCO3 Vcco GND AA7GND AB1 Vccaux TMS Jtag TDO Vccaux Progb Config DoneVccaux TCK JtagUser I/Os Per Bank for the XC3SD3400A in the CS484 Package User I/Os by BankFootprint Migration Differences User I/Os Per Bank for the XC3SD1800A in the CS484 PackageLeft Half of Package top view CS484 FootprintRight Half of CS484 Package top view Spartan-3A DSP FG676 Pinout for XC3SD1800A Fpga FG676 676-Ball Fine-Pitch Ball Grid ArrayPinout Table Spartan-3A DSP FG676 Pinout forIOL26N0/GCLK7 IOL26P0/GCLK6IOL31P1/RHCLK2 IOL30N1/RHCLK1IOL30P1/RHCLK0 IOL33P1/RHCLK4IOL27P2/GCLK0 IOL17P2/RDWRBAF7 Input AF3AF4 AF5IOL02N2/CSOB AA7 Dual IP2/VREF2 AA9 Vref IP2/VREF2 AB6 VrefAB9 IOL30N2/MOSI/CSIBIOL35N3/LHCLK7 IOL33P3/LHCLK2IOL34N3/LHCLK5 IOL34P3/LHCLK4AD2 AE1 InputAE2 Vref AD1GND AA1 AA6 Vccaux Progb Config TDI Jtag TDOGND AF1 AF6 GND AD3 AD8519 314 User I/Os by BankUser I/Os Per Bank for the XC3SD1800A in the FG676 Package Top 128 RightFG676 Package Footprint for XC3SD1800A Fpga top view FG676 FootprintTDO IOL01P0 G20 Spartan-3A DSP FG676 Pinout for XC3SD3400A FpgaBank XC3SD3400A Pin Name FG676 Type Ball IOL16P0 G15 IOL08N0 G17 IOL02P0/VREF0IP1/VREF1 VCCO0 Vcco IOL01P1/HDCIOL58N1 G22 IOL51P1 G23 IOL51N1 G24 DS610-4 v2.0 July 16 IOL34P1/IRDY1/RHCLK6IOL05N1 AC25 IOL06P1 T25IOL12P2 Y10 VCCO2 AF7 Vcco AE5 IOL23N2 AC11 IOL21N2 AC12 IP2 AC13IOL29N2 AC14 IOL30P2 AC15 IOL38P2 AC16 IP2 AC17 IOL40N2 AC19 IOL41N2 AC20 IOL45N2 AC21 IO2 AC22IOL53P3 IOL53N3 IP3 IOL36N3 IOL37P3IOL32P3/LHCLK0 Lhclk IOL32N3/LHCLK1 IOL35P3/TRDY2/LHCLK6 IP3/VREF3 Vref IOL10N3 IOL03N3 IP3AA3 IP3/VREF3 AA5 Vref VCCO3 Vcco AB2 GND GND AA1 AA4 AA6 GND AD3 AD5 AD8GND AC5 AC7 GND AB3Vccint AA8 Vccaux AF2 AB4 AB5Bottom 112 Left Vref are on Input pinsUser I/Os Per Bank for the XC3SD3400A in the FG676 Package Top 111 RightPinout Descriptions FG676 Package Footprint for XC3SD3400A Fpga top viewVCCO0 VREF1 VREF1 FG676 Footprint Migration DifferencesPinout Descriptions FG676 Footprint Migration Differences Migration RecommendationsFpga and XC3SD3400A Fpga . Minor edits SPARTAN-3A DSPPinout Descriptions
Top Page Image Contents