Manuals / Brands / Computer Equipment / Computer Hardware / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C0430BV, CY7C0430CV Read-to-Write-to-Read (OE Controlled)[19, 20, 21, 22], Read with Address Counter Advance

1 37

Download 37 pages, 992.4 Kb

CY7C0430BV

CY7C0430CV

Document #: 38-06027 Rev. *B Page 15 of 37

Read-to-Write-to-Read (OE Controlled)[19, 20, 21, 22]

Read with Address Counter Advance[23, 24]

Notes:

23. CE0 = OE = LB = UB = VIL; CE1 = R/W = CNTRST = MRST = MKLD = MKRD = CNTRD = VIH.

24.The “Internal Address” is equal to the “External Address” when CNTLD = VIL.

Switching Waveforms (continued)

tCYC2tCL2

tCH2

tHC

tSC

tHW

tSW

tHA

tSA

AnAn+1 An+2 An+3 An+4 An+5

tHW

tSW

tSD tHD

Dn+2

tCD2

tOHZ

Read ReadWrite

Dn+3

CLK

R/W

ADDRESS

DATAIN

DATAOUT

tCKLZ

tCD2

Qn+4

Counter Hold

Read with Counter

tSA tHA

tSCLD tHCLD

tSCINC tHCINC

tCH2 tCL2

tCYC2

Qx–1 QxQnQn+1 Qn+2 Qn+3

tDC

tCD2

Read with Counter

Read

External

Address

CLK

ADDRESS

CNTLD

DATAOUT

CNTINC

[+] Feedback

Contents

Main 10 Gb/s 3.3V QuadPort DSE Family Features QuadPort DSE Family Applications Functional Description CY7C0430BV CY7C0430CV Top Level Logic Block Diagram CY7C0430BV CY7C0430CV Port 1 Operation-Control Logic Block Diagram Pin Configuration 272-ball Grid Array (BGA) Top Vi ew Note: 4. Central Leads are for thermal dissipation only. They are connected to device VSS. 1234567891011121314151617181920 A B Selection Guide Pin Definitions CY7C0430BV CY7C0430CV Pin Definitions Maximum Ratings Operating Range Electrical Characteristics JTAG TAP Electrical Characteristics Capacitance AC Test Load (a) Normal Load (c) TAP Load (b) Three-State Delay All Input Pulses Switching Characteristics JTAG Timing and Switching Waveforms Switching Characteristics Switching Waveforms Read Cycle Bank Select Read Read-to-Write-to-Read (OE = VIL)[19, 20, 21, 22] Read-to-Write-to-Read (OE Controlled)[19, 20, 21, 22] Read with Address Counter Advance Write with Address Counter Advance Counter Reset Load and Read Address Counter Note 29 Note 30 Load and Read Mask Register Note 29 Note 30 Port 1 Write to Port 2 Read PORT-1 PORT-2 Counter Interrupt Mailbox Interrupt Timing Page Master Reset Interrupts Address Counter Control Operations Counter/ Address Register Counter-Mask Register IEEE 1149.1 Serial Boundary Scan (JTAG) and Memory Built-In-Self-Test (MBIST) Page Page Page CY7C0430BV CY7C0430CV JTAG/BIST TAP Controller Block Diagram Page Page Page Page Ordering Information Package Diagram Document History Page