Document History, Szv, Fsg, Ydt | Cypress CY7C0430CV, CY7C0430BV

CY7C0430BV

CY7C0430CV

Document History Page

Document Title: CY7C0430BV, CY7C0430CV 10 Gb/s 3.3V QuadPort DSE Family

Document Number: 38-06027

REV.	ECN NO.	Issue	Orig. of	Description of Change
REV.	ECN NO.	Date	Change	Description of Change

**	109906	09/10/01	SZV	Change from Spec number: 38-01052 to 38-06027

*A	115042	05/23/02	FSG	Remove Preliminary, TM from DSE
				Change RUNBIST to CYBIST
				Updated ISB values
				Added notes 7 and 9
				Increased commercial prime bin to 135 MHz
*B	464083	SEE ECN	YDT	Part numbers updated to reflect the recent die revisions
				Removed 1/2M and 1/4M parts
				Changed title of data sheet

Document #: 38-06027 Rev. *B

Page 37 of 37

[+] Feedback

Page 37

Image 37

Cypress CY7C0430CV, CY7C0430BV manual Document History, Issue Orig. Description of Change Date, Szv, Fsg, Ydt

Contents

QuadPort DSE Family Applications FeaturesCypress Semiconductor Corporation Processor Pre-processed Data Path Functional DescriptionProcessor Processed Data Path Queue #1 Port 1 Operation-control Logic Blocks2 Top Level Logic Block Diagram Address Readback is independent of CEs Port 1 Operation-Control Logic Block Diagram Ball Grid Array BGA Top View Pin Configuration Pin Definitions Selection GuideCY7C0430CV Unit Port Description Counter Interrupt Flag Output . Flag is asserted LOW Mask Register Readback Input . When asserted LOW Maximum Ratings Electrical Characteristics Over the Operating RangeOperating Range Capacitance AC Test Load Three-State DelayNormal Load TAP Load Chip Enable Hold Time Chip Enable Set-up TimeOutput Enable to Data Valid Maximum Frequency Jtag Timing and Switching Waveforms Master Reset10 Switching Waveforms Address CLKData OUT Latency Read-to-Write-to-Read OE = Bank Select Read 17Address B1 Read No Operation Write Read with Address Counter Advance23 Read-to-Write-to-Read OE Controlled19, 20, 21Cntld Cntinc Dataout Address Internal Write with Address Counter Advance 24Write External Write with Counter Hold Counter Write Read Reset Address Counter Reset 21, 26Data Data OUT Address n Cntrd Internal Load and Read Address Counter28Load Read Data with Counter External Address Internal Mkld Load and Read Mask RegisterMkrd Mask Internal Value Load Read Mask Register Value Port 1 Write to Port 2 Read34, 35 Mailbox Interrupt Timing40, 41, 42, 43 Counter Interrupt 37, 38 Operation Mode Operation Interrupts Master ResetInterrupt Operation Example Port Function Cntrd Mkrd Address Counter Control OperationsCntinc = Cntld = Cntrst = CLK Counter-Mask Register Test Access Port TAP-Test Clock TCK Disabling the Jtag FeatureTest Mode Select Performing a TAP Reset Identification ID Register Non-Debug Mode Go-NoGoTAP Instruction Set Mbist Control States Debug ModeBoundary Scan Cells BSC P4IO17-9 EXIT2-IR UPDATE-DR UPDATE-IR TAP Controller State Diagram FSM53 MUX JTAG/BIST TAP Controller Block DiagramMbist Debug Register MDR 391 Bist TAP Controller Instruction Identification Codes Description Scan Registers Sizes Register Name Bit SizePlaces the bypass register BYR between TDI and TDO Between TDI and TDO Mbist Control Register MCR MCR10 Mode CE0 Boundary Scan Order Cell # Signal Name Bump Ball IDCLKP4 CLKP3 CLKP2 Ordering Information Lead Pbga 27 x 27 x 2.33 mm BG272 Package Diagram Document History Issue Orig. Description of Change DateSZV FSG

Cypress CY7C0430CV manual Document History, Issue Orig. Description of Change Date, Szv, Fsg, Ydt

Models: CY7C0430CV CY7C0430BV

Document History Page

REV.

ECN NO.

Issue

Orig. of

Description of Change

Date

SZV

FSG

YDT