Cypress CY7C0430BV, CY7C0430CV Counter Reset

CY7C0430BV

CY7C0430CV

Document #: 38-06027 Rev. *B Page 17 of 37

Counter Reset [21, 26, 27]

Notes:

26.CE0 = LB = UB = VIL; CE1 = MRST = MKLD = MKRD = CNTRD = VIH.

27.No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

Switching Waveforms (continued)

tCH2 tCL2

tCYC2

CLK

ADDRESS

INTERNAL

CNTINC

CNTLD

DATAIN

ADDRESS

CNTRST

R/W

DATAOUT Q0Q1Qn

AXA0A1AnAn+1

tSCRST tHCRST

tSD tHD

tSW tHW

AnAn+1

tSA tHA

Counter

Reset

Write

Address 0

Read

Address 0

Read

Address 1

Read

Address n

tSCLD tHCLD

An+2

[+] Feedback

Contents

Main 10 Gb/s 3.3V QuadPort DSE Family Features QuadPort DSE Family Applications Functional Description CY7C0430BV CY7C0430CV Top Level Logic Block Diagram CY7C0430BV CY7C0430CV Port 1 Operation-Control Logic Block Diagram Pin Configuration 272-ball Grid Array (BGA) Top Vi ew Note: 4. Central Leads are for thermal dissipation only. They are connected to device VSS. 1234567891011121314151617181920 A B Selection Guide Pin Definitions CY7C0430BV CY7C0430CV Pin Definitions Maximum Ratings Operating Range Electrical Characteristics JTAG TAP Electrical Characteristics Capacitance AC Test Load (a) Normal Load (c) TAP Load (b) Three-State Delay All Input Pulses Switching Characteristics JTAG Timing and Switching Waveforms Switching Characteristics Switching Waveforms Read Cycle Bank Select Read Read-to-Write-to-Read (OE = VIL)[19, 20, 21, 22] Read-to-Write-to-Read (OE Controlled)[19, 20, 21, 22] Read with Address Counter Advance Write with Address Counter Advance Counter Reset Load and Read Address Counter Note 29 Note 30 Load and Read Mask Register Note 29 Note 30 Port 1 Write to Port 2 Read PORT-1 PORT-2 Counter Interrupt Mailbox Interrupt Timing Page Master Reset Interrupts Address Counter Control Operations Counter/ Address Register Counter-Mask Register IEEE 1149.1 Serial Boundary Scan (JTAG) and Memory Built-In-Self-Test (MBIST) Page Page Page CY7C0430BV CY7C0430CV JTAG/BIST TAP Controller Block Diagram Page Page Page Page Ordering Information Package Diagram Document History Page