Counter Reset 21, 26, Data Data OUT, Address n

								CY7C0430BV
								CY7C0430CV
Switching Waveforms (continued)
Counter Reset [21, 26, 27]
			tCYC2
		tCH2	tCL2
CLK
						tSA		tHA
ADDRESS							An	An+1
INTERNAL	AX			A0		A1		An	An+1
ADDRESS			tSW	tHW
			tSW	tHW
R/W								tHCLD
						tSCLD		tHCLD
CNTLD
CNTINC
	tSCRST	tHCRST							An+2
CNTRST			tSD	tHD
DATAIN			D0
DATAOUT						Q0		Q1	Qn
		Counter		Write	Read	Read		Read
			Reset	Address 0	Address 0	Address 1		Address n

Notes:

26.CE0 = LB = UB = VIL; CE1 = MRST = MKLD = MKRD = CNTRD = VIH.

27.No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

Document #: 38-06027 Rev. *B

Page 17 of 37

[+] Feedback

Page 17

Image 17

Cypress CY7C0430CV, CY7C0430BV manual Counter Reset 21, 26, Data Data OUT, Counter Write Read Reset Address, Address n

Contents

Cypress Semiconductor Corporation FeaturesQuadPort DSE Family Applications Processor Pre-processed Data Path Functional DescriptionProcessor Processed Data Path Queue #1 Port 1 Operation-control Logic Blocks2 Top Level Logic Block Diagram Address Readback is independent of CEs Port 1 Operation-Control Logic Block Diagram Ball Grid Array BGA Top View Pin Configuration Pin Definitions Selection GuideCY7C0430CV Unit Port Description Counter Interrupt Flag Output . Flag is asserted LOW Mask Register Readback Input . When asserted LOW Maximum Ratings Electrical Characteristics Over the Operating RangeOperating Range Capacitance AC Test Load Three-State DelayNormal Load TAP Load Chip Enable Hold Time Chip Enable Set-up TimeOutput Enable to Data Valid Maximum Frequency Jtag Timing and Switching Waveforms Master Reset10 Switching Waveforms Address CLKData OUT Latency Read-to-Write-to-Read OE = Bank Select Read 17Address B1 Read No Operation Write Read with Address Counter Advance23 Read-to-Write-to-Read OE Controlled19, 20, 21Cntld Cntinc Dataout Address Internal Write with Address Counter Advance 24Write External Write with Counter Hold Counter Write Read Reset Address Counter Reset 21, 26Data Data OUT Address n Load Read Data with Counter External Address Internal Load and Read Address Counter28Cntrd Internal Mkld Load and Read Mask RegisterMkrd Mask Internal Value Load Read Mask Register Value Port 1 Write to Port 2 Read34, 35 Mailbox Interrupt Timing40, 41, 42, 43 Counter Interrupt 37, 38 Operation Mode Operation Interrupts Master ResetInterrupt Operation Example Port Function Cntinc = Cntld = Cntrst = CLK Address Counter Control OperationsCntrd Mkrd Counter-Mask Register Test Access Port TAP-Test Clock TCK Disabling the Jtag FeatureTest Mode Select Performing a TAP Reset TAP Instruction Set Non-Debug Mode Go-NoGoIdentification ID Register Mbist Control States Debug ModeBoundary Scan Cells BSC P4IO17-9 EXIT2-IR UPDATE-DR UPDATE-IR TAP Controller State Diagram FSM53 MUX JTAG/BIST TAP Controller Block DiagramMbist Debug Register MDR 391 Bist TAP Controller Instruction Identification Codes Description Scan Registers Sizes Register Name Bit SizePlaces the bypass register BYR between TDI and TDO Between TDI and TDO Mbist Control Register MCR MCR10 Mode CE0 Boundary Scan Order Cell # Signal Name Bump Ball IDCLKP4 CLKP3 CLKP2 Ordering Information Lead Pbga 27 x 27 x 2.33 mm BG272 Package Diagram Document History Issue Orig. Description of Change DateSZV FSG

Cypress CY7C0430CV manual Counter Reset 21, 26, Data Data OUT, Counter Write Read Reset Address

Models: CY7C0430CV CY7C0430BV

Switching Waveforms (continued)

Counter Reset [21, 26, 27]

CLK

ADDRESS

ADDRESS

CNTLD

DATAIN

DATAOUT

Counter

Write

Read

Reset

Address 0

Address 0

Address n