CY7C0430BVCY7C0430CV
Document #: 38-06027 Rev. *B Page 4 of 37
Addr.
Read

Port 1 Operation-Control Logic Block Diagram

R/WP1
CE0P1
CE1P1
LBP1
OEP1
UBP1
I/O9P1–I/O17P1
I/O0P1–I/O8P1
I/O
Control
Counter/
A0P1–A15P1
CLKP1
CNTLDP1
CNTINCP1
CNTRSTP1
16
9
9
MKLDP1
CNTINTP1
MKRDP1
Mask Register
Port-1
Port 1
Port 1
64K× 18
QuadPort
DSE Array
Port 1
Port 2
Port 4
Port 3
Address
Register
Readback
Register
Port 1
CNTRDP1
Port 1
Address
Decode
Port 1
Interrupt
Logic
R/WP1
CE0P1
CE1P1
OEP1
INTP1
CLKP1
MRST
MRST
Priority
Decision
Logic
MRST
(Address Readback is independent of CEs)
W
LBP1
UBP1
[+] Feedback