Manuals / Brands / Computer Equipment / Computer Hardware / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C0430BV, CY7C0430CV Load and Read Address Counter, Note 29 Note 30

1 37

Download 37 pages, 992.4 Kb

CY7C0430BV

CY7C0430CV

Document #: 38-06027 Rev. *B Page 18 of 37

Load and Read Address Counter[28]

Notes:

28.CE0 = OE = LB = UB = VIL; CE1 = R/W = CNTRST = MRST = MKLD = MKRD = VIH.

29.Address in output mode. Host must not be driving address bus after time tCKLZ in next clock cycle.

30.Address in input mode. Host can drive address bus after tCKHZ.

31.This is the value of the address counter being read out on the address lines.

Switching Waveforms (continued)

Read Data with Counter

tSA tHA

tSCLD tHCLD

tSCINC tHCINC

tCH2 tCL2

tCYC2

Qx–1 QxQnQn+1 Qn+2

Read

Internal

Address

CLK

A0–A15

CNTLD

DATAOUT

CNTINC

tSCRD tHCRD

CNTRD

AnAn+1 An+2

INTERNAL

ADDRESS

An+2

An+2 An+2

Qn+2

tCD2

tDC

tCKLZ

tCKHZ

tCA2

Load

External

Address

Note 29 Note 30

[31]

[+] Feedback

Contents

Main 10 Gb/s 3.3V QuadPort DSE Family Features QuadPort DSE Family Applications Functional Description CY7C0430BV CY7C0430CV Top Level Logic Block Diagram CY7C0430BV CY7C0430CV Port 1 Operation-Control Logic Block Diagram Pin Configuration 272-ball Grid Array (BGA) Top Vi ew Note: 4. Central Leads are for thermal dissipation only. They are connected to device VSS. 1234567891011121314151617181920 A B Selection Guide Pin Definitions CY7C0430BV CY7C0430CV Pin Definitions Maximum Ratings Operating Range Electrical Characteristics JTAG TAP Electrical Characteristics Capacitance AC Test Load (a) Normal Load (c) TAP Load (b) Three-State Delay All Input Pulses Switching Characteristics JTAG Timing and Switching Waveforms Switching Characteristics Switching Waveforms Read Cycle Bank Select Read Read-to-Write-to-Read (OE = VIL)[19, 20, 21, 22] Read-to-Write-to-Read (OE Controlled)[19, 20, 21, 22] Read with Address Counter Advance Write with Address Counter Advance Counter Reset Load and Read Address Counter Note 29 Note 30 Load and Read Mask Register Note 29 Note 30 Port 1 Write to Port 2 Read PORT-1 PORT-2 Counter Interrupt Mailbox Interrupt Timing Page Master Reset Interrupts Address Counter Control Operations Counter/ Address Register Counter-Mask Register IEEE 1149.1 Serial Boundary Scan (JTAG) and Memory Built-In-Self-Test (MBIST) Page Page Page CY7C0430BV CY7C0430CV JTAG/BIST TAP Controller Block Diagram Page Page Page Page Ordering Information Package Diagram Document History Page