S1F76600 Series

TYPICAL APPLICATIONS

Parallel Connection

Connecting two or more chips in parallel reduces the output impedance by 1/n, where n is the number of devices used.

VDD = 0 V

5 V

VI = –5 V

1

8

+

 

C2

1

8

 

 

 

 

 

 

 

 

 

10F

 

 

 

 

 

 

1MΩ

2

7

 

 

 

1MΩ

2

7

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

3

6

 

 

 

C1

 

3

6

 

 

C1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4

5

+

 

10F

 

4

5

+

10F

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VO = –10 V

Serial Connection

Connecting two or more chips in series obtains a higher output voltage than can be obtained using a parallel

connection, however, this also raises the output imped- ance.

 

VDD = 0 V

VI = –5 V

5 V

VDD' = VI = –5

1

8

+

 

C2

1

8

+

C2

 

 

 

 

 

 

10F

 

 

 

 

 

10F

1MΩ

2

7

 

 

 

2

7

 

 

 

 

 

 

1MΩ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

3

6

 

 

 

C1

3

6

 

 

 

C1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4

5

+

 

10F

4

5

+

10F

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VO' = –15 V

 

 

 

 

 

 

VO = –10 V = VI'

 

 

 

 

 

Potential levels

VDD (0 V)

VI (–5 V) VDD'

VO (–10 V)

 

VI'

 

 

 

 

 

VO' (–15 V)

 

 

 

 

 

Primary stage

 

Secondary stage

1–8

EPSON

S1F70000 Series Technical Manual