Fujitsu MPB3043AT, MPB3054AT manual Features register values and settable modes, ‘Aa’, ‘Bb’, ‘Cc’

	Table 5.5 Features register values and settable modes
Features Register	Drive operation mode
X‘02’	Enables the write cache function.
X‘03’	Specifies the transfer mode. Supports PIO mode 4, single word DMA mode
	2, and multiword DMA mode regardless of Sector Count register contents.
X‘55’	Disables read cache function.
X‘66’	Disables the reverting to power-on default settings after software reset.
X‘82’	Disables the write cache function.
X‘AA’	Enables the read cache function.
X‘BB’	Specifies the transfer of 4-byte ECC for READ LONG and WRITE LONG
	commands.
X‘CC’	Enables the reverting to power-on default settings after software reset.

At power-on or after hardware reset, the default mode is the same as that is set with a value greater than X‘AA’ (except for write cache). If X‘66’ is specified, it allows the setting value greater than X‘AA’ which may have been modified to a new value since power-on, to remain the same even after software reset.

At command issuance (I/O registers setting contents)

1F7H(CM)	1	1	1	0		1	1	1	1
1F6H(DH)	×	×	×		DV			xx
1F5H(CH)						xx
1F4H(CL)						xx
1F3H(SN)						xx
1F2H(SC)				xx or transfer mode
1F1H(FR)				[See Table 5.6]

At command completion (I/O registers contents to be read)

1F7H(ST)				Status information
1F6H(DH)	×	×	×		DV	xx
1F5H(CH)					xx
1F4H(CL)					xx
1F3H(SN)					xx
1F2H(SC)					xx
1F1H(ER)				Error information

5 - 34 C141-E045-02EN