Intel NetStructure® MPCBL0001 High Performance Single Board Computer

Contents

Hardware Management Overview

3

The Intelligent Platform Management Controller (IPMC) is an Intel-designed baseboard management controller device manufactured by Philips Semiconductor* for Intel.

The high-level architecture of the baseboard management for MPCBL0001 is represented in the block diagram below.

Figure 3. Hardware Management Block Diagram

 

CPU

NOTE:

(Low Voltage Intel ®

 

 

Xeon™)

I2CBus

 

 

KCS interf ace

Intel® E7501Memory

Logic Connection

 

Controller Hub(MCH)

 

 

ICH3

 

ADM 1026

 

IPMBA

IntelligentPlatf orm

Backplane

ManagementController

(P10)

 

(IPMC)

 

 

WatchdogTimer

 

IPMBB

 

 

Flash

SRAM

 

Memory

 

 

 

The main processors communicate with the IPMC using the Keyboard Controller Style (KCS) interface. Two KCS interfaces are available for the BIOS to communicate to the IPMC. BIOS uses SMS interface for normal communication and SMM interface when executing code under systems management mode (SMM). The base address of the LPC interface for SMS is 0xCA2 and 0xCA4 for SMM operation. Besides that, the BIOS is able to communicate with the IPMC for POST error logging purposes, fault resilient purposes, and critical interrupts via the KCS interface.

The memory subsystem of the IPMC consists of a flash memory to hold the IPMC operation code, firmware update code, system event log (SEL), and a sensor data record (SDR) repository. RAM is used for data and occasionally as a storage area for code when flash programming is under execution. The field replacement unit (FRU) inventory information is stored in the nonvolatile memory on ADM1026. The flash memory can store up to 64 KBytes of SEL events and SDR information, while the ADM1026 can store up to 512 bytes of FRU information. Having the SEL and logging functions managed by the IPMC helps ensure that ‘post-mortem’ logging information is available even if the system processor becomes disabled.

Technical Product Specification

29

Order #273817

Page 29
Image 29
Intel MPCBL0001 manual Hardware Management Overview, Hardware Management Block Diagram