8050D N/B Maintenance

￿Headphone Out Jack.

￿Microphone Input Jack.

￿Line in Jack

1.4.9Battery current limit and learning.

Implanted H/W current limit and battery learning circuit to enhance prot ction of battery.

1.5 Power management

Secret

Document

MiTac The 8050D system hasConfidentialbuilt in several power sav ng modes to prolong the battery usage for mobile purpose. User

can enable and configure different degr s of power management modes via ROM CMOS setup (booting by pressing F2 key). Following are the escriptions of the power management modes supported.

1.5.1 System Management Mode

￿Full on mode

In this mode, each device is running with the maximal speed. CPU clock is up to its maximum.

40