Manuals
/
Motorola
/
Computer Equipment
/
Personal Computer
Motorola
MVME197LE
user manual
Memory Maps
Models:
MVME197LE
1
37
78
78
Download
78 pages
27.46 Kb
34
35
36
37
38
39
40
41
Specs
Install
Programmable Tick Timers
Controls and Indicators
Configuration Switches
Local Reset Operation
VMEbus Connector P1
Processor Bus Timeout
Battery Backup RAM and Clock
Features
Page 37
Image 37
Memory Maps
3
MVME197LE/D2
3-7
Page 36
Page 38
Page 37
Image 37
Page 36
Page 38
Contents
MVME197LE/D2
MVME197LE
Restricted Rights Legend
Document Terminology
Preface
BIT
Document Title Motorola Publication Number
Related Documentation
Page
Page
Safety Summary Safety Depends on YOU
Contents
Appendix a
List of Figures
Xii
List of Tables
Xiv
General Description
Introduction
Ote
Features
MVME197LE Specifications
Specifications
Characteristics Specifications
Cooling Requirements
FCC Compliance
Equipment Required
Support Information
Hardware Preparation
Unpacking Instructions
Hardware Preparation and Installation
VMEbus Connector P1
Switch S1
Configuration Switches
Configuration Switch S1 General Information
S1-1 to S1-8 OFF -- All Ones Factory Configuration
Switch S6
Installation Instructions
Connectors
MVME197LE Module Installation
System Considerations
MVME197LE/D2
Hardware Preparation and Installation
Abort Switch S2
Controls and Indicators
Reset Switch S3
Memory Maps
Front Panel Indicators DS1-DS6
Processor Bus Memory Map
Processor Bus Memory Map
Local Devices Memory Map
Address Range Devices Accessed Port Size
Detailed I/O Memory Maps
100
BusSwitch Register Memory Map
108
110
Memory Maps
ECDM0 ECDM1 ECDM2 ECDM3 ADDR/REGISTER
Ecdm CSR Register Memory Map
Dcam I2C Register Memory Map
Dcam I2C Base Address = $C0 default Offset
Operating Instructions
Offset
VMEchip2 Memory Map Sheet 1
Operating Instructions
VMEchip2 Memory Map Sheet 2
Global Access BUS Watchdog Timeout Prescaler Adjust
Operating Instructions
VMEchip2 Memory Map Sheet 3
Operating Instructions
VMEchip2 Gcsr Base Address = $FFF40100
VMEchip2 Memory Map Sheet 4
Operating Instructions
PCCchip2 Memory Map
Printer SEL Interrupt Control Register $FFF42032
Printer Fault Interrupt Control Register $FFF42031
Printer PE Interrupt Control Register $FFF42033
Printer Busy Interrupt Control Register $FFF42034
Cirrus Logic CD2401 Serial Port Memory Map
Cirrus Logic CD2400 Memory Map Offsets Size Access
Base Address Is $FFF45000
Data Bits Address D31 D16 D15
11 C710 Scsi Memory Map
Accesses may be 8-bit or 32-bit, but not 16-bit
12. MK48T08 BBRAM, TOD Clock Memory Map
Address Range Description Size Bytes
14. TOD Clock Memory Map
13. Bbram Configuration Area Memory Map
Data Bits Address Function
0460
BBRAM, TOD Clock Memory Map
000000470476
VMEbus Memory Map
VMEbus Accesses to the Local Peripheral Bus
01-W3869B03A
5000
Software Initialization
Local Reset Operation
Multi-MPU Programming Considerations
User’s Manual
Data Bus Structure
MVME197LE Functional Description
MC88110 MPU
Functional Description
MC88110 Address Data MUX Address
Bus Data Bus 256 BusSwitch
Mezzanine Address Bus
Memory Array
Flash Memory
Battery Backup RAM and Clock
Onboard Dram
Interfaces
VMEbus Interface
Serial Port Interface
Ethernet Interface
Printer Interface
Peripheral Resources
Programmable Tick Timers
Scsi Interface
Scsi Termination
Processor Bus Timeout
Watchdog Timer
Local Peripheral Bus Timeout
Interrupt Sources
MVME197LE/D2
Functional Description
EIA-232-D Interconnections
Table A-1. EIA-232-D Interconnections
Pin Signal Signal Name and Description Number Mnemonic
Ring Indicator RI is sent by the modem to
User’s Manual
Figure A-1. Middle-of-the-Road EIA-232-D Configuration
Figure A-2. Minimum EIA-232-D Connection
Numerics
Index
IN-2
IN-3
Index
Top
Page
Image
Contents