SUPER MICRO Computer X7DGU Cache Base 512K-640K, Cache Extended Memory, Discrete Mtrr Allocation

Models: X7DBU X7DGU

1 91
Download 91 pages 42.55 Kb
Page 64
Image 64

X7DBU/X7DGU User's Manual

Select Write Protect to prevent data from being written into the base memory area of Block 0-512K. Select Write Back to allow CPU to write data back directly from the buffer without writing data to the System Memory for fast CPU data processing and operation. The options are Uncached, Write Through, Write Protect, and Write Back.

Cache Base 512K-640K

If enabled, this feature will allow the data stored in the memory area: 512K-640K to be cached (written) into a buffer, a storage area in the Static DROM (SDROM) or written into L1, L2, L3 cache inside the CPU to speed up CPU operations. Select Uncached to disable this function. Select Write Through to allow data to be cached into the buffer and written into the system memory at the same time. Select Write Protect to prevent data from being written into the base memory area of Block 512-640K. Select Write Back to allow CPU to write data back directly from the buffer without writing data to the System Memory for fast CPU data processing and operation. The options are Uncached, Write Through, Write Protect, and

Write Back.

Cache Extended Memory

If enabled, this feature will allow the data stored in the extended memory area to be cached (written) into a buffer, a storage area in Static DROM (SDROM) or written into L1, L2, L3 cache inside the CPU to speed up CPU operations. Select Uncached to disable this function. Select Write Through to allow data to be cached into the buffer and written into the system memory at the same time. Select Write Protect to prevent data from being written into the system memory area above 1MB. Select Write Back to allow CPU to write data back directly from the buffer without writing data to the System Memory for fast CPU data processing and operation. The options are Uncached, Write Through, Write Protect, and Write Back.

Discrete MTRR Allocation

If enabled, MTRRs (-MemoryType Range Registers) are configured as distinct, separate units and cannot be overlapped. Set to Enabled to enhance graphic performance when using a Linux graphic driver that requires write-combining configuration with 4GB or more memory. The options are Enabled and Disabled.

PCI Configuration

Access the submenu to make changes to the following settings for PCI devices.

Onboard GLAN1/Onboard GLAN2 (Gigabit- LAN) OPROM Configure

Enabling this option provides the capability to boot from the GLAN port specified. The options are Disabled and Enabled.

4-8

Page 64
Image 64
SUPER MICRO Computer X7DGU, X7DBU Cache Base 512K-640K, Cache Extended Memory, Discrete Mtrr Allocation, PCI Configuration