TMS320C6202

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS072B ± AUGUST 1998 ± REVISED AUGUST 1999

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING

timing requirements for asynchronous peripheral cycles² (see Figure 29±Figure 30)

 

 

 

'C6202-200

 

NO.

 

 

'C6202-233

UNIT

 

 

'C6202-250

 

 

 

 

 

 

 

 

 

 

 

 

 

MIN

MAX

 

 

 

 

 

 

 

4

tsu(XDV-CKO1H)

Setup time, read XDx valid before CLKOUT1 high

4.0

 

ns

5

th(CKO1H-XDV)

Hold time, read XDx valid after CLKOUT1 high

0

 

ns

8

tsu(XRY-CKO1H)

Setup time, XRDY valid before CLKOUT1 high

4.0

 

ns

9

th(CKO1H-XRY)

Hold time, XRDY valid after CLKOUT1 high

0

 

ns

²To ensure data setup time, simply program the strobe width wide enough. XRDY is internally synchronized. If XRDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, XRDY can be an asynchronous input.

switching characteristics for asynchronous peripheral cycles³§¶ (see Figure 29±Figure 30)

 

 

 

 

 

 

 

 

 

 

 

 

 

'C6202-200

 

NO.

 

PARAMETER

'C6202-233

UNIT

 

'C6202-250

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MIN

MAX

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

td(CKO1H-XCEV)

Delay time, CLKOUT1 high to

 

 

 

 

 

valid

0

4.0

ns

XCEx

2

td(CKO1H-XAV)

Delay time, CLKOUT1 high to

 

 

 

 

 

 

 

 

0

4.0

ns

XBE[3:0]/XA[5:2] valid

3

td(CKO1H-XAIV)

Delay time, CLKOUT1 high to

 

 

 

 

 

 

 

 

 

 

0

4.0

ns

XBE[3:0]/XA[5:2] invalid

6

td(CKO1H-XOEV)

Delay time, CLKOUT1 high to

 

 

 

valid

0

4.0

ns

XOE

 

7

td(CKO1H-XREV)

Delay time, CLKOUT1 high to

 

 

 

valid

0

4.0

ns

XRE

 

10

td(CKO1H-XDV)

Delay time, CLKOUT1 high to XDx valid

 

4.0

ns

11

td(CKO1H-XDIV)

Delay time, CLKOUT1 high to XDx invalid

0

 

ns

12

td(CKO1H-XWEV)

Delay time, CLKOUT1 high to

 

 

 

 

 

 

 

 

 

0

4.0

ns

XWE/XWAIT valid

³ The minimum delay is also the minimum output hold after CLKOUT1 high.

§XBE[3:0]/XA[5:2] operates as address signals XA[5:2] during asynchronous peripheral accesses. XWE/XWAIT operates as the write enable signal XWE during asynchronous peripheral accesses.

ADVANCE INFORMATION

POST OFFICE BOX 1443 HOUSTON, TEXAS 77251±1443

47

Page 47
Image 47
Texas Instruments TMS320C6202 specifications Expansion BUS Asynchronous Peripheral Timing, C6202-200 C6202-233

TMS320C6202 specifications

The Texas Instruments TMS320C6202 is a powerful digital signal processor (DSP) that is well-regarded in the realm of high-performance computing applications. As part of the TMS320C6000 family, the C6202 was designed to meet the demanding requirements of telecommunications, audio and video processing, and other real-time digital signal processing tasks.

One of the primary features of the TMS320C6202 is its superscalar architecture. This allows the processor to execute multiple instructions simultaneously, significantly improving throughput and efficiency. With two functional units, the DSP can execute both fixed-point and floating-point operations in parallel, optimizing performance for various computational workloads.

The core clock frequency of the TMS320C6202 typically reaches up to 150 MHz, which means it can process instructions at impressive speeds. This high frequency, combined with an advanced instruction set that includes efficient looping and branching instructions, makes the C6202 highly adept at handling complex algorithms common in digital signal processing.

Memory access is another critical characteristic of the TMS320C6202. It supports a unified memory architecture featuring both on-chip SRAM and external memory interfaces. This enables seamless data transfer between the processor and memory, improving overall system performance. The processor can interface with diverse memory types, including SDRAM and other high-speed memory technologies, further enhancing its versatility.

Furthermore, the TMS320C6202 incorporates a range of built-in features designed to facilitate efficient development. Its integrated hardware multipliers and accumulators allow rapid computation of mathematical functions, while on-chip debugging support simplifies the development process. Additionally, the processor features a host of peripheral interfaces, enabling integrations for input/output operations, essential for real-time applications such as multimedia processing.

Texas Instruments excels in providing software and development tools for the TMS320C6202. The Code Composer Studio (CCS) and various libraries enhance the ease of programming and optimization for this DSP, which helps engineers accelerate product development.

Overall, the Texas Instruments TMS320C6202 is a robust digital signal processor characterized by its high-speed performance, dual functional units, innovative memory architecture, and support for sophisticated algorithms. It has become a preferred choice for applications requiring intensive signal processing capabilities, making significant contributions to fields such as telecommunications, multimedia, and industrial automation.