Ifrdy | Texas Instruments TMS320C6455 manual

DDR2 Memory Controller Registers

www.ti.com

4.2DDR2 Memory Controller Status Register (DMCSTAT)

The DDR2 memory controller status register (DMCSTAT) is shown in Figure 20

Figure 20. DDR2 Memory Controller Status Register (DMCSTAT)

31	30	29				16
BE	Rsvd		Reserved

R-0x0 R-0x1			R-0x0
15			3	2	1	0

		Reserved		IFRDY	Reserved

		R-0x0		R-0x0		R-0x0
LEGEND: R/W = Read/Write; R = Read only; -n= value after reset

Table 19. DDR2 Memory Controller Status Register (DMCSTAT) Field Descriptions

Bit	Field	Value	Description

31	BE		Big endian bit. Reflects whether the DDR2 Memory Controller is configured for big- or
			little-endian mode.
		0	DDR2 Memory Controller is configured for little-endian mode.
		1	DDR2 Memory Controller is configured for big-endian mode.

30	Reserved		Reserved. The reserved bit location is always read as 1. A value written to this field has no
			effect.

29-3	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no
			effect.

2	IFRDY		DDR2 memory controller interface logic ready bit. The interface logic controls the signals used
			to communicate with DDR2 SDRAM devices. This bit displays the status of the interface logic.
		0	Interface logic is not ready; either powered down, not ready, or not locked.
		1	Interface logic is powered up, locked, and ready for operation.

1-0	Reserved	0	Reserved. The reserved bit location is always read as 0. A value written to this field has no
			effect.

40	C6455/C6454 DDR2 Memory Controller	SPRU970G – December 2005 – Revised June 2011
		Submit Documentation Feedback

Copyright © 2005–2011, Texas Instruments Incorporated

Image 40

Texas Instruments TMS320C6455 manual DDR2 Memory Controller Status Register Dmcstat, Ifrdy

Contents

Users Guide Submit Documentation Feedback Contents List of Figures List of Tables Submit Documentation Feedback Read This First Read This First Functional Block Diagram FeaturesPurpose of the Peripheral Industry Standards Compliance Statement Clock Control Signal DescriptionsMemory Map DDR2 Memory Controller Signal Descriptions Pin Description DDR2 Sdram Commands Truth Table for DDR2 Sdram CommandsCommand Function Protocol Descriptions Mode Register Set MRS and Emrs DDR2 MRS and Emrs Command Refresh Mode Refresh Command Actv Command Activation Actv Dcab Command Deactivation Dcab and Deac Deac Command Read Command DDR2 Read Command Write WRT Command Memory Width, Byte Alignment, and EndiannessAddressable Memory Ranges Address Type Generated by DDR2 Bank Configuration Register Fields for Address Mapping Address MappingBit Field Bit Value Bit Description Ibank Logical Address-to-DDR2 Sdram Address Map for 32-Bit Sdram Logical Address-to-DDR2 Sdram Address Map DDR2 Memory Controller Interface DDR2 Memory Controller Fifo Description DDR2 Memory Controller Fifo Block Diagram Command Ordering and Scheduling, Advanced Concept Command Starvation Refresh Scheduling Possible Race ConditionRefresh Urgency Levels Urgency Level Description Self-Refresh Mode Reset ConsiderationsDevice and DDR2 Memory Controller Reset Relationship DDR2 Memory Controller Reset Effect Initiated by 11.1 DDR2 Sdram Device Mode Register Configuration Values DDR2 Sdram Mode Register ConfigurationDDR2 Sdram Extended Mode Register 1 Configuration Mode Register Field 11.2 DDR2 Sdram Initialization After Reset 11.3 DDR2 Sdram Initialization After Register ConfigurationInterrupt Support Edma Event Support Using the DDR2 Memory Controller Connecting the DDR2 Memory Controller to DDR2 Sdram Connecting to Two 16-Bit DDR2 Sdram Devices Connecting to a Single 16-Bit DDR2 Sdram Device Connecting to Two 8-Bit DDR2 Sdram Devices Programming the Sdram Configuration Register Sdcfg Sdcfg ConfigurationProgramming the Sdram Refresh Control Register Sdrfc Field DDR2 Memory Refresh Specification Sdrfc ConfigurationConfiguring Sdram Timing Registers SDTIM1 and SDTIM2 SDTIM1 Configuration SDTIM2 Configuration Dmcctl ConfigurationDDR2 Sdram Data Register Field Sheet Parameter Name Description Offset DDR2 Memory Controller RegistersRegister Description Module ID and Revision Register Midr Field Descriptions Module ID and Revision Register MidrBit Field Value Description DDR2 Memory Controller Status Register Dmcstat Ifrdy Sdram Configuration Register Sdcfg Sdram Configuration Register Sdcfg Field Descriptions Sequence. Values 4-7 are reserved for this field Sdram Refresh Control Register Sdrfc Sdram Refresh Control Register Sdrfc Field Descriptions Sdram Timing 1 Register SDTIM1 Sdram Timing 1 Register SDTIM1 Field DescriptionsTrfc TRP Trcd TWR Tras TRC Trrd Using this formula Sdram Timing 2 Register SDTIM2 Sdram Timing 2 Register SDTIM2 Field DescriptionsTodt Txsnr Txsrd Trtp Tcke Burst Priority Register Bprio Field Descriptions Burst Priority Register BprioPrioraise DDR2 Memory Controller Control Register Dmcctl DDR2 Memory Controller Control Register Dmcctl Revision History Products Applications DSPRfid TI E2E Community Home