Manuals / Xilinx / Computer Equipment / Switch

Xilinx PCI v3.0 manual Additional Resources, Conventions, Typographical, Preface About This Guide

Models: PCI v3.0

1 58

Download 58 pages 41.49 Kb

Page 8

Preface: About This Guide

R

Preface: About This Guide

Additional Resources

For additional information, go to http://support.xilinx.com. The following table lists some of the resources you can access from this website. You can also directly access these resources using the provided URLs.

Resource	Description/URL

Tutorials	Tutorials covering Xilinx design flows, from design entry to
	verification and debugging
	http://support.xilinx.com/support/techsup/tutorials/index.htm

Answer Browser	Database of Xilinx solution records
	http://support.xilinx.com/xlnx/xil_ans_browser.jsp

Application Notes	Descriptions of device-specific design techniques and approaches
	http://support.xilinx.com/apps/appsweb.htm

Data Sheets	Device-specific information on Xilinx device characteristics,
	including readback, boundary scan, configuration, length count,
	and debugging
	http://support.xilinx.com/xlnx/xweb/xil_publications_index.jsp

Problem Solvers	Interactive tools that allow you to troubleshoot your design issues
	http://support.xilinx.com/support/troubleshoot/psolvers.htm

Tech Tips	Latest news, design tips, and patch information for the Xilinx
	design environment
	http://www.support.xilinx.com/xlnx/xil_tt_home.jsp

Conventions

Typographical

The following typographical conventions are used in this document:

Convention	Meaning or Use	Example

Courier font	Messages, prompts, and	speed grade: - 100
Courier font	program files that the system	speed grade: - 100
	displays

Courier bold	Literal commands you enter in	ngdbuild design_name
Courier bold	a syntactical statement	ngdbuild design_name

8	www.xilinx.com	PCI v3.0.151 Getting Started Guide
		UG157 August 31, 2005

Image 8

Xilinx PCI v3.0 manual Additional Resources, Conventions, Typographical, Preface About This Guide, Description/URL, Example

Contents

UG157 August 31 LogiCORE PCIGetting Started Guide v3.0.151PCI v3.0.151 Getting Started Guide UG157 August 31 VersionRevision Revision Document → PDF SetupVersion PCI v3.0.151 Getting Started Guide UG157 August 31Table of Contents Chapter 2 Installing and Licensing the CorePreface About This Guide Chapter 1 Getting StartedChapter 5 Synthesizing a Design Chapter 6 Implementing a DesignChapter 7 Timing Simulation ISE FoundationPreface Guide ContentsAbout This Guide Additional Resources ConventionsTypographical Preface About This GuideOnline Document ConventionsItalic font lowpwr =onoffUG157 August 31 Preface About This GuidePCI v3.0.151 Getting Started Guide Getting Started ChapterAbout the Example Design Additional DocumentationTechnical Support FeedbackPCI Interface Core DocumentInstalling and Licensing the Core Installing the CoreSystem Requirements ChapterChapter 2 Installing and Licensing the Core CORE Generator IP Updates InstallerManual Installation CORE Generator IP Update Installing the Core Direct Download of Standalone CoreLicensing Options EvaluationFull Direct DownloadInstalling Your License File Installing Your License FilePCI v3.0.151 Getting Started Guide UG157 August 31UG157 August 31 Chapter 2 Installing and Licensing the CorePCI v3.0.151 Getting Started Guide Family Specific Considerations Design SupportTable 3-1 Device and Interface Selection Table SupportedChapter 3 Family Specific Considerations Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileDesign Support Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileChapter 3 Family Specific Considerations Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileDesign Support Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileChapter 3 Family Specific Considerations Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileDesign Support Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileChapter 3 Family Specific Considerations Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileDesign Support Table 3-1 Device and Interface Selection Table ContinuedSupported Wrapper FileWrapper Files Constraints FilesGuide Files Table 3-2 Guide File InformationDevice Initialization Bus Width DetectionDevice Initialization Table 3-2 Guide File Information Figure 3-1 Sample SLOT64 GenerationChapter 3 Family Specific Considerations Datapath Output Clock EnableInput Delay Buffers Input Delay Buffers Table 3-3 Delay Buffer SettingsDelay Setting ImplementationRegional Clock Usage Chapter 3 Family Specific ConsiderationsRegional Clock Usage Table 3-4 Virtex-4 Device and Package 64-bit InterfacesPackage 64-bit InterfacesBus Clock Usage FF668FF672 Chapter 3 Family Specific ConsiderationsElectrical Compliance Electrical ComplianceFigure 3-3 Relationship For 3.3V Input Buffer Compliance REGIONSystem Supply 3.3V PCI COMPLIANTFigure 3-4 Output Driver VCCO Generation Generating BitstreamsGenerating Bitstreams UG157 August 31 Chapter 3 Family Specific ConsiderationsPCI v3.0.151 Getting Started Guide Chapter Functional SimulationCadence NC-Verilog Chapter 4 Functional Simulation Model Technology ModelSimVerilog VHDL Model Technology ModelSimInstall Path/vhdl/example/funcsim Chapter 4 Functional SimulationSynthesizing a Design Synplicity SynplifyFigure 5-5 Create a New Project ChapterSynplicity Install Path/lib/xilinx Chapter 5 Synthesizing a Design Figure 5-6 Main Project WindowFigure 5-7 Select Files to Add Library Figure 5-9 Select Files to Add Dialog Box User Application Synplicity SynplifyFigure 5-8 Files to Add LogiCORE Files Chapter 5 Synthesizing a Design Figure 5-10 Main Project Window with Source Files16. Click OK to return to the main project window Figure 5-11 Options for Implementation DeviceSynplicity Synplify Figure 5-12 Create a New Project Figure 5-13 Main Project WindowVHDL Chapter 5 Synthesizing a DesignFigure 5-14 Select Files to Add Library Figure 5-15 Select Files to Add LogiCORE FilesInstall Path/vhdl/src/xpci Synplicity SynplifyFigure 5-16 Project Window with Source Files Chapter 5 Synthesizing a DesignFigure 5-17 Options for Implementation Exemplar LeonardoSpectrumExemplar LeonardoSpectrum Xilinx XST Chapter 5 Synthesizing a DesignChapter Implementing a DesignISE Foundation Chapter 6 Implementing a Design Timing Simulation cd Install Path/verilog/example/postsim cp ../xilinx/pcimtoprouted.vChapter Cadence NC-VerilogChapter 7 Timing Simulation Model Technology ModelSimVerilog VHDLModel Technology ModelSim pcimtoprouted.vhd source/busrecord.vhd source/dumbarbiter.vhdsource/dumbtarg32.vhd source/dumbtarg64.vhd source/stimulus.vhd source/pingtb.vhdUG157 August 31 Chapter 7 Timing SimulationPCI v3.0.151 Getting Started Guide