Bus Clock Usage

Chapter 3: Family Specific Considerations

Table 3-4:Virtex-4 Device and Package 64-bit Interfaces

Package	Device	64-bit Interfaces

	LX15	2

	LX25	4

	LX40	2

FF668	LX60	2

	FX12	2

	SX25	2

	SX35	4

	LX40	4

	LX60	4

FF1148	LX80	6

	LX100	6
	LX100	6

	LX160	6

	SX55	4

	LX100	8

FF1513	LX160	8

	LX200	8

	FX20	2

FF672	FX40	none

	FX60	none

	FX40	4

FF1152	FX60	4

	FX100	4

FF1517	FX100	6

	FX140	6
	FX140	6

FF1760	FX140	8

The bus clock output provided by the interface is derived from the bus clock input, and is distributed using a global clock buffer. The interface itself is fully synchronous to this clock. In general, the portion of the user application that communicates with the interface must also be synchronous to this clock.

It is important to note that the frequency of this clock is not guaranteed to be constant. In fact, in a compliant system, the clock may be any frequency, up to and including the

34	www.xilinx.com	PCI v3.0.151 Getting Started Guide
		UG157 August 31, 2005

Page 34

Image 34

PCI v3.0 specifications

Xilinx PCI Express (PCIe) v3.0 technology represents a significant leap in performance and efficiency for high-speed data transfer applications. As a critical interface standard for connecting peripheral devices to a host system, PCIe v3.0 introduces numerous enhancements that ensure faster data rates, increased bandwidth, and lower latency, meeting the rigorous demands of modern computing environments.

One of the standout features of PCIe v3.0 is its increased data transfer rate, which doubles the bandwidth compared to its predecessor, PCIe v2.0. This version supports a maximum theoretical bandwidth of 8 GT/s (gigatransfers per second) per lane, leading to an aggregate bandwidth of up to 32 GB/s with four lanes operating simultaneously, which is crucial for applications in data-intensive fields such as telecommunications, data centers, and high-performance computing.

Xilinx’s PCIe v3.0 solutions incorporate advanced error-handling mechanisms and improved power management. The technology employs a robust 128/130b encoding scheme that minimizes overhead while ensuring data integrity. Additionally, PCIe v3.0 supports native high-speed signaling, which not only reduces power consumption but also enhances signal quality, leading to greater reliability in data transmission.

The flexibility of Xilinx’s PCIe v3.0 implementation makes it ideal for various applications, including artificial intelligence, machine learning, and video processing, where rapid data throughput is paramount. Moreover, Xilinx provides extensive support through its Vivado Design Suite, enabling developers to easily integrate PCIe functionality into their designs while optimizing performance for specific applications through customizable settings.

Another key characteristic is the backward compatibility with earlier PCIe versions. This ensures that existing hardware can leverage new capabilities without necessitating a complete overhaul of the infrastructure, enhancing investment protection for users. The inclusion of additional features such as enhanced message signaling and the ability to support up to 64 thousand in-flight transactions further boosts the efficiency of data handling in a multi-threaded environment.

In summary, Xilinx PCI Express v3.0 technology is a powerful solution that combines high bandwidth, reduced latency, and enhanced reliability, making it an essential component for advanced computing architectures. Its robust features, coupled with Xilinx’s design tools and support, provide developers with the resources needed to push the boundaries of data transfer capabilities in a growing range of applications.

Contents

LogiCORE PCI UG157 August 31 PCI v3.0.151 Getting Started Guide UG157 August 31 Version Revision Changes prior to v3.0, refer to v2.2.1 template set PCI v3.0.151 Getting Started Guide Table of Contents Synthesizing a Design Guide Contents About This Guide Conventions Additional ResourcesTypographical Online Document Conventions Meaning or Use Example Preface About This Guide About the Example Design Getting StartedAdditional Documentation PCI Interface Core Technical SupportFeedback Document Installing the Core Installing and Licensing the CoreSystem Requirements Manual Installation Core Generator IP Update Core Generator IP Updates InstallerInstalling and Licensing the Core Installing the Core Direct Download of Standalone Core Full Licensing OptionsEvaluation Direct Download Installing Your License File Installing Your License File Installing and Licensing the Core Design Support Family Specific ConsiderationsGuide File 2S200-FG456-6C 33 MHz Pcimlc333s V300E-BG432-6C 66 MHz Pcimlc663d 2VP20-FF1152-6C/I 66 MHz Pcimlc663s 4VSX35-FF668-10C/I 33 MHz Pcimlc333g 2S50-PQ208-5C 33 MHz Pcimlc333s 2S300E-PQ208-6C 33 MHz Pcimlc333s 3S1200E-FG400-4C/I 33 MHz Pcimlc333s 4VSX35-FF668-11C/I 66 MHz Pcimlc663r Family Specific Considerations Guide File Information Components Connections Device Initialization Bus Width Detection Datapath Output Clock Enable Input Delay Buffers Input Delay Buffers 3Delay Buffer Settings Implementation Delay Setting Regional Clock Usage Regional Clock Usage Regional Clocking Illustration Bus Clock Usage Electrical Compliance Electrical Compliance Region Generating Bitstreams Generating Bitstreams UG157 August 31 Functional Simulation Cadence NC-Verilog Verilog Model Technology ModelSimFunctional Simulation Vhdl Model Technology ModelSim Install Path/vhdl/example/funcsim Synthesizing a Design Synplicity Synplify Synthesizing a Design 6Main Project Window Synplicity Synplify 8Files to Add LogiCORE Files 10Main Project Window with Source Files 11Options for Implementation Device 12Create a New Project 14Select Files to Add Library 16Project Window with Source Files Exemplar LeonardoSpectrum Exemplar LeonardoSpectrum Xilinx XST Implementing a Design ISE Foundation Implementing a Design Timing Simulation Timing Simulation Install Path/vhdl/example/postsim Timing Simulation

Xilinx PCI v3.0 manual Bus Clock Usage

Models: PCI v3.0

Bus Clock Usage

PCI v3.0 specifications