R

Chapter 2: Installing and Licensing the Core

CORE Generator IP Updates Installer

1.From the CORE Generator main GUI, choose Tools > Updates Installer to start the Updates Installer.

2.If prompted for a proxy host, contact your administrator to determine the proxy host address and port number you need to get through your firewall.

3.Select 7.1i_IP_Update3 from the list of updates in the Available Packages panel.

4.Click Add To Install Queue to add the update ZIP file to the install queue.

5.Do one of the following:

•If prompted to enter a log-in name and password, enter your Xilinx log-in and password.

•If you are new to Xilinx, click Create an Account and follow the instructions to create an account. (After creating an account, you will be redirected to the page to download the core.)

6.Click Install All Packages from Queue to download the update.

After downloading the update, the Updates Installer terminates the CORE Generator session and installs the downloaded archive. After the download is complete, you can restart the CORE Generator.

7.To confirm the installation, check the following file:

C:\Xilinx\coregen\install\install_history.

Note: This step assumes your Xilinx software is installed in C:\Xilinx.

Manual Installation: CORE Generator IP Update

1.Close the CORE Generator application if it is running.

2.Download the IP Update ZIP file (Windows) or tar.gz file (UNIX) from the following location and save it to a temporary directory: http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp?update=ip&software=7.1i

•If prompted to enter a log-in name and password, enter your Xilinx log-in and password.

•If you are new to Xilinx, click Create an Account and follow the instructions to create an account.

3.Do one of the following:

•For Windows, unpack the ZIP file using WinZip 7.0 SR-1 or later.

•For UNIX, Xilinx recommends that you unpack the tar.gz file using the UNIX command line utilities gunzip and tar. WinZip and GNU tar are not recommended due to differences in the way they handle files with long path names. Please see Xilinx Answer 11162 for details.

4.Extract the ZIP file (ise_71i_ip_update3.zip) or tar.gz (ise_71i_ip_update3.tar.gz) archive to the root directory of your Xilinx software installation. Allow the extractor utility to overwrite all existing files and maintain the directory structure defined in the archive.

5.To verify the root directory of your Xilinx installation, do one of the following:

•For Windows: Type echo%XILINX% from a DOS prompt.

•For Unix: If you have already installed the Xilinx ISE software, the Xilinx variable defined by your set-up script identifies the location of the Xilinx installation directory. After sourcing the Xilinx set-up script, type echo $XILINX to determine

14

www.xilinx.com

PCI v3.0.151 Getting Started Guide

 

 

UG157 August 31, 2005

Page 13 Page 15
Page 14
Image 14
Xilinx PCI v3.0 manual Core Generator IP Updates Installer, Manual Installation Core Generator IP Update
Page 13 Page 15

PCI v3.0 specifications

Xilinx PCI Express (PCIe) v3.0 technology represents a significant leap in performance and efficiency for high-speed data transfer applications. As a critical interface standard for connecting peripheral devices to a host system, PCIe v3.0 introduces numerous enhancements that ensure faster data rates, increased bandwidth, and lower latency, meeting the rigorous demands of modern computing environments.

One of the standout features of PCIe v3.0 is its increased data transfer rate, which doubles the bandwidth compared to its predecessor, PCIe v2.0. This version supports a maximum theoretical bandwidth of 8 GT/s (gigatransfers per second) per lane, leading to an aggregate bandwidth of up to 32 GB/s with four lanes operating simultaneously, which is crucial for applications in data-intensive fields such as telecommunications, data centers, and high-performance computing.

Xilinx’s PCIe v3.0 solutions incorporate advanced error-handling mechanisms and improved power management. The technology employs a robust 128/130b encoding scheme that minimizes overhead while ensuring data integrity. Additionally, PCIe v3.0 supports native high-speed signaling, which not only reduces power consumption but also enhances signal quality, leading to greater reliability in data transmission.

The flexibility of Xilinx’s PCIe v3.0 implementation makes it ideal for various applications, including artificial intelligence, machine learning, and video processing, where rapid data throughput is paramount. Moreover, Xilinx provides extensive support through its Vivado Design Suite, enabling developers to easily integrate PCIe functionality into their designs while optimizing performance for specific applications through customizable settings.

Another key characteristic is the backward compatibility with earlier PCIe versions. This ensures that existing hardware can leverage new capabilities without necessitating a complete overhaul of the infrastructure, enhancing investment protection for users. The inclusion of additional features such as enhanced message signaling and the ability to support up to 64 thousand in-flight transactions further boosts the efficiency of data handling in a multi-threaded environment.

In summary, Xilinx PCI Express v3.0 technology is a powerful solution that combines high bandwidth, reduced latency, and enhanced reliability, making it an essential component for advanced computing architectures. Its robust features, coupled with Xilinx’s design tools and support, provide developers with the resources needed to push the boundaries of data transfer capabilities in a growing range of applications.
Top Page Image Contents