Manuals / Xilinx / Computer Equipment / Switch

Xilinx PCI v3.0 Design Support, 1 Device and Interface Selection Table Continued, Supported, Type

Models: PCI v3.0

1 58

Download 58 pages 41.49 Kb

Page 25

Manual background

Design Support

Table 3-1:Device and Interface Selection Table (Continued)

R

	Supported	Bus	Wrapper File	Constraints File/
	Device	Type	Wrapper File	Guide File
	Device	Type		Guide File

	2S300E-PQ208-6C	33 MHz	pcim_lc_33_3_s	2s300epq208_32_33.ucf
		3.3V		no guide file
		32-bit

	V100E-BG352-6C	33 MHz	pcim_lc_33_3_s	v100ebg352_32_33.ucf
		3.3V		no guide file
		32-bit

	V300-BG432-5C	33 MHz	pcim_lc_33_5_s	v300bg432_32_33.ucf
		5.0V		no guide file
		32-bit

	V300-BG432-5C	33 MHz	pcim_lc_33_3_s	v300bg432_32_33.ucf
		3.3V		no guide file
		32-bit

	V300E-BG432-6C	33 MHz	pcim_lc_33_3_s	v300ebg432_32_33.ucf
		3.3V		no guide file
		32-bit

	V1000-FG680-5C	33 MHz	pcim_lc_33_5_s	v1000fg680_32_33.ucf
		5.0 V		no guide file
		32-bit

	V1000-FG680-5C	33 MHz	pcim_lc_33_3_s	v1000fg680_32_33.ucf
		3.3V		no guide file
		32-bit

	V1000E-FG680-6C	33 MHz	pcim_lc_33_3_s	v1000efg680_32_33.ucf
		3.3V		no guide file
		32-bit

	2V1000-FG456-4	33 MHz	pcim_lc_33_3_s	2v1000fg456_32_33.ucf
	C/I/M	3.3V		no guide file
		3.3V		no guide file
		32-bit

	2VP7-FF672-5C/I	33 MHz	pcim_lc_33_3_s	2vp7ff672_32_33.ucf
		3.3V		no guide file
		32-bit

	3S1000-FG456-4C/I	33 MHz	pcim_lc_33_3_s	3s1000fg456_32_33.ucf
		3.3V		no guide file
		32-bit

PCI v3.0.151 Getting Started Guide

www.xilinx.com

25

UG157 August 31, 2005

Image 25

Xilinx PCI v3.0 Design Support, 1 Device and Interface Selection Table Continued, Supported, Wrapper File, Guide File

Contents

LogiCORE PCI UG157 August 31Getting Started Guide v3.0.151Revision VersionPCI v3.0.151 Getting Started Guide UG157 August 31 Version Document → PDF SetupRevision UG157 August 31 PCI v3.0.151 Getting Started GuideChapter 2 Installing and Licensing the Core Table of ContentsPreface About This Guide Chapter 1 Getting StartedChapter 6 Implementing a Design Chapter 5 Synthesizing a DesignChapter 7 Timing Simulation ISE FoundationAbout This Guide Guide ContentsPreface Conventions Additional ResourcesTypographical Preface About This GuideConventions Online DocumentItalic font lowpwr =onoffPCI v3.0.151 Getting Started Guide Preface About This GuideUG157 August 31 Chapter Getting StartedAbout the Example Design Additional DocumentationFeedback Technical SupportPCI Interface Core DocumentInstalling the Core Installing and Licensing the CoreSystem Requirements ChapterManual Installation CORE Generator IP Update CORE Generator IP Updates InstallerChapter 2 Installing and Licensing the Core Direct Download of Standalone Core Installing the CoreEvaluation Licensing OptionsFull Direct DownloadInstalling Your License File Installing Your License FilePCI v3.0.151 Getting Started Guide UG157 August 31PCI v3.0.151 Getting Started Guide Chapter 2 Installing and Licensing the CoreUG157 August 31 Design Support Family Specific ConsiderationsTable 3-1 Device and Interface Selection Table SupportedTable 3-1 Device and Interface Selection Table Continued Chapter 3 Family Specific ConsiderationsSupported Wrapper FileTable 3-1 Device and Interface Selection Table Continued Design SupportSupported Wrapper FileTable 3-1 Device and Interface Selection Table Continued Chapter 3 Family Specific ConsiderationsSupported Wrapper FileTable 3-1 Device and Interface Selection Table Continued Design SupportSupported Wrapper FileTable 3-1 Device and Interface Selection Table Continued Chapter 3 Family Specific ConsiderationsSupported Wrapper FileTable 3-1 Device and Interface Selection Table Continued Design SupportSupported Wrapper FileTable 3-1 Device and Interface Selection Table Continued Chapter 3 Family Specific ConsiderationsSupported Wrapper FileTable 3-1 Device and Interface Selection Table Continued Design SupportSupported Wrapper FileConstraints Files Wrapper FilesGuide Files Table 3-2 Guide File InformationBus Width Detection Device InitializationDevice Initialization Table 3-2 Guide File Information Figure 3-1 Sample SLOT64 GenerationInput Delay Buffers Datapath Output Clock EnableChapter 3 Family Specific Considerations Table 3-3 Delay Buffer Settings Input Delay BuffersDelay Setting ImplementationChapter 3 Family Specific Considerations Regional Clock UsageTable 3-4 Virtex-4 Device and Package 64-bit Interfaces Regional Clock UsagePackage 64-bit InterfacesFF668 Bus Clock UsageFF672 Chapter 3 Family Specific ConsiderationsElectrical Compliance Electrical ComplianceREGION Figure 3-3 Relationship For 3.3V Input Buffer ComplianceSystem Supply 3.3V PCI COMPLIANTGenerating Bitstreams Generating BitstreamsFigure 3-4 Output Driver VCCO Generation PCI v3.0.151 Getting Started Guide Chapter 3 Family Specific ConsiderationsUG157 August 31 Cadence NC-Verilog Functional SimulationChapter Verilog Model Technology ModelSimChapter 4 Functional Simulation Model Technology ModelSim VHDLChapter 4 Functional Simulation Install Path/vhdl/example/funcsimSynplicity Synplify Synthesizing a DesignFigure 5-5 Create a New Project ChapterFigure 5-7 Select Files to Add Library Chapter 5 Synthesizing a Design Figure 5-6 Main Project WindowSynplicity Install Path/lib/xilinx Figure 5-8 Files to Add LogiCORE Files Synplicity SynplifyFigure 5-9 Select Files to Add Dialog Box User Application Figure 5-10 Main Project Window with Source Files Chapter 5 Synthesizing a DesignSynplicity Synplify Figure 5-11 Options for Implementation Device16. Click OK to return to the main project window Figure 5-13 Main Project Window Figure 5-12 Create a New ProjectVHDL Chapter 5 Synthesizing a DesignFigure 5-15 Select Files to Add LogiCORE Files Figure 5-14 Select Files to Add LibraryInstall Path/vhdl/src/xpci Synplicity SynplifyChapter 5 Synthesizing a Design Figure 5-16 Project Window with Source FilesExemplar LeonardoSpectrum Exemplar LeonardoSpectrumFigure 5-17 Options for Implementation Chapter 5 Synthesizing a Design Xilinx XSTISE Foundation Implementing a DesignChapter Chapter 6 Implementing a Design cd Install Path/verilog/example/postsim cp ../xilinx/pcimtoprouted.v Timing SimulationChapter Cadence NC-VerilogModel Technology ModelSim Chapter 7 Timing SimulationVerilog VHDLpcimtoprouted.vhd source/busrecord.vhd source/dumbarbiter.vhd Model Technology ModelSimsource/dumbtarg32.vhd source/dumbtarg64.vhd source/stimulus.vhd source/pingtb.vhdPCI v3.0.151 Getting Started Guide Chapter 7 Timing SimulationUG157 August 31