Philips Semiconductors |
|
|
|
|
|
|
|
|
| User’s Manual - Preliminary - | ||||
|
|
|
|
|
|
|
|
|
|
|
| |||
|
| P89LPC906/907/908 | ||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RTCCON |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Address: D1h |
| 7 | 6 | 5 |
| 4 | 3 | 2 | 1 | 0 |
|
| ||
Not bit addressable |
| RTCF | RTCS1 | RTCS0 |
| - | - | - |
| ERTC | RTCEN |
| ||
Reset Source(s): |
|
|
|
|
|
|
|
|
|
|
|
|
| |
Reset Value: 011xxx00B |
|
|
|
|
|
|
|
|
|
|
|
|
| |
BIT | SYMBOL | FUNCTION |
|
|
|
|
|
|
|
|
|
|
| |
RTCCON.7 | RTCF | |||||||||||||
|
| of ’0’. It can be cleared in software. |
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
| |||||||||
- | Reserved for future use. Should not be set to 1 by user programs. |
|
|
| ||||||||||
RTCCON.1 | ERTC | |||||||||||||
|
| watchdog timer. Note that if the user configuration bit WDTE (UCFG1.7) is ’0’, the | ||||||||||||
|
| watchdog timer can be enabled to generate an interrupt. Users can read the RTCF | ||||||||||||
|
| (RTCCON.7) bit to determine whether the | ||||||||||||
RTCCON.0 | RTCEN | |||||||||||||
|
| bit will not Power down the | ||||||||||||
|
| down and disable this block regardless of RTCEN. |
|
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 6-2: RTCCON Register
2003 Dec 8 | 51 |