Texas Instruments TMS320DM646X DMSOC manual Example Using TC5516100FT-12

Page 37

www.ti.com

Use Cases

3.1.4Example Using TC5516100FT-12

This section takes you through the configuration steps required to implement Toshiba’s TC55V1664FT-12 ASRAM with the EMIF. The following assumptions are made:

•ASRAM is connected to chip select space 3 (EM_CS[3])

•EMIF clock speed is 100 MHZ (tcyc = 10 nS)

Table 20 lists the data sheet specifications for the EMIF and Table 21 lists the data sheet specifications for the ASRAM.

Table 20. EMIF Timing Requirements for TC5516100FT-12 Example

Parameter	Description					Min	Max	Units
tSU	Data Setup time, data valid before				high	5		nS
			EM_OE
tH	Data Hold time, data valid after			high		0		nS
		EM_OE

Table 21. ASRAM Timing Requirements for TC5516100FT-12 Example

Parameter	Description	Min	Max	Units
tACC	Address Access time		12	nS
tOH	Output data Hold time for address change	3		nS
tRC	Read cycle time	12		nS
tWP	Write Pulse width	8		nS
tAW	Address valid to end of Write	9		nS
tDS	Data Setup time	7		nS
tWR	Write Recovery time	0		nS
tDH	Data Hold time	0		nS
tWC	Write Cycle time	12		nS
tCOD	Output Disable time from chip enable		7

Table 22 lists the values of the PCB board delays. The delays were estimated using the rule that there is 180 pS of delay for every 1 inch of trace.

Table 22. Measured PCB Delays for TC5516100FT-12 Example

Parameter

Description

Delay (ns)

Read Access

tEM_CS

tEM_A

tEM_OE

tEM_D


Delay on EM_CS from EMIF to ASRAM. EM_CS is driven by EMIF.						0.36
Delay on EM_A from EMIF to ASRAM. EM_A is driven by EMIF.						0.27
Delay on		from EMIF to ASRAM.			is driven by EMIF.	0.36
	EM_OE		EM_OE
Delay on EM_D from ASRAM to EMIF. EM_D is driven by ASRAM.						0.45

Write Access

tEM_CS

tEM_A

tEM_WE

tEM_D


Delay on EM_CS from EMIF to ASRAM. EM_CS is driven by EMIF.							0.36
Delay on EM_A from EMIF to ASRAM. EM_A is driven by EMIF.							0.27
Delay on			from EMIF to ASRAM.			is driven by EMIF.	0.36
	EM_WE			EM_WE
Delay on EM_D from EMIF to ASRAM. EM_D is driven by EMIF.							0.45

SPRUEQ7C –February 2010	Asynchronous External Memory Interface (EMIF)	37
Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Image 37

Contents Users Guide Submit Documentation Feedback Appendix a Revision HistoryList of Figures List of Tables Read This First Related Documentation From Texas Instruments Purpose of the Peripheral FeaturesClock Control Functional Block DiagramEmif Requests Emif Pins Signal DescriptionsPin Multiplexing Asynchronous Controller and InterfaceEmif Asynchronous Interface Interfacing to Asynchronous MemoryProgrammable Asynchronous Parameters Configuring the Emif for Asynchronous AccessesDescription of the Emif Interrupt Mast Clear Register Eimcr Description of the Emif Interrupt Mask Set Register EimsrAsynchronous Read Operations Normal Mode Read and Write Operations in Normal ModeAsynchronous Read Operation in Normal Mode Time Interval Pin Activity in WE Strobe ModeTiming Waveform of an Asynchronous Read Cycle in Normal Mode Asynchronous Write Operation in Normal Mode Asynchronous Write Operations Normal ModeAddress Asynchronous Read Operations Select Strobe Mode Read and Write Operations in Select Strobe ModeAsynchronous Read Operation in Select Strobe Mode Time Interval Pin Activity in Select Strobe ModeEMD Data Asynchronous Write Operation in Select Strobe Mode Asynchronous Write Operations Select Strobe ModeEMD Configuring for Nand Flash Mode Nand Flash ModeConfiguration For Nand Flash Description of the Nand Flash Control Register NandfcrDriving CLE and ALE Connecting to Nand FlashNand Data Read and Write via DMA Nand Read and Program OperationsECC Value for 8-Bit Nand Flash ECC GenerationInterfacing to a Non-CE Dont Care Nand Flash Nand Flash Status Register NandfsrInterfacing to a TI DSP HPI Reset and Initialization Considerations Extended Wait Mode and the Emwait PinData Bus Parking Emif Interrupt Interrupt SupportInterrupt Events Interrupt Monitor and Control Bit FieldsInterrupt Multiplexing Power ManagementProgram Execution Emulation ConsiderationsInterfacing to Asynchronous Sram Asram Connecting to AsramMeeting AC Timing Requirements for Asram Asram Output Timing CharacteristicsEmif Input Timing Requirements Asram Input Timing Requirement for a ReadAsram Input Timing Requirements for a Write Timing Waveform of an Asram ReadTiming Waveform of an Asram Write Asram Timing Requirements With PCB Delays Taking Into Account PCB DelaysParameter Description Read Access Write AccessTiming Waveform of an Asram Read with PCB Delays Timing Waveform of an Asram Write with PCB Delays Measured PCB Delays for TC5516100FT-12 Example Example Using TC5516100FT-12Emif Timing Requirements for TC5516100FT-12 Example Asram Timing Requirements for TC5516100FT-12 Example27 12 5 Rsetup Rstrobe w Interfacing to Nand Flash Configuring A2CR for TC5516100FT-12 ExampleMargin Requirements Recommended MarginsEmif Read Timing Requirements Meeting AC Timing Requirements for Nand FlashNand Flash Read Timing Requirements Timing Waveform of a Nand Flash Read Nand Flash Write Timing Requirements Timing Waveform of a Nand Flash Command Write Timing Waveform of a Nand Flash Data Write Emif Timing Requirements for HY27UA081G1M Example Example Using Hynix HY27UA081G1MNand Flash Timing Requirements for HY27UA081G1M Example Rstrobe w max 1 w Configuring Nandfcr for HY27UA081G1M Example Configuring A1CR for HY27UA081G1M ExampleParameter Setting Nand Flash mode for chip selectOffset Acronym Register Description External Memory Interface Emif RegistersRevision Code and Status Register Rcsr Field Descriptions Revision Code and Status Register RcsrBit Field Value Description WP3 WP2 WP1 WP0 Asynchronous Wait Cycle Configuration Register AwccrCS5WAIT CS4WAIT CS3WAIT CS2WAIT WP3EMWAIT2 pin is used Asynchronous n Configuration Registers A1CR-A4CR Emif Interrupt Raw Register Eirr Field Descriptions Emif Interrupt Raw Register EirrWR3 WR2 WR1 WR0 WR3Emif Interrupt Mask Register Eimr Field Descriptions Emif Interrupt Mask Register EimrWRM3 WRM2 WRM1 WRM0 WRM3AT bit in the Emif interrupt raw register Eirr Emif Interrupt Mask Set Register Eimsr Field Descriptions Emif Interrupt Mask Set Register EimsrWRMSET3 WRMSET2 WRMSET1 WRMSET0 WRMSET3Bit in Eimcr Emif Interrupt Mask Clear Register Eimcr Field Descriptions Emif Interrupt Mask Clear Register EimcrWRMCLR3 WRMCLR2 WRMCLR1 WRMCLR0 WRMCLR3Written to the Atmset bit in Eimsr Nand Flash Control Register Nandfcr Field Descriptions Nand Flash Control Register NandfcrNand Flash n ECC Registers NANDF1ECC-NANDF4ECC Nand Flash Status Register NandfsrNand Flash Status Register Nandfsr Field Descriptions WaitstP8O P4O P2O P1O Nand Flash n ECC Register NANDECCn Field DescriptionsP8E P4E P2E P1E P8OAdditions/Modifications/Deletions Document Revision HistoryDSP Products ApplicationsRfid