www.ti.com | Architecture |
Figure 7. Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode
Setup 2
Internal clock
Strobe 3
Hold 2
|
|
|
|
|
|
|
|
|
| EM_CS[5:2] |
|
| |||||
|
|
|
|
|
|
|
|
|
EM_A/EM_BA | Address |
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
| EM_D |
|
|
|
| Data |
| |
|
|
|
EM_OE
EM_WE
EM_RW
SPRUEQ7C | Asynchronous External Memory Interface (EMIF) | 21 |
Submit Documentation Feedback |
|
|
Copyright © 2010, Texas Instruments Incorporated