SMC Networks manual PrimeCell AHB SRAM/NOR Memory Controller PL241, Technical Reference Manual

Page 2

PrimeCell AHB SRAM/NOR Memory Controller (PL241)

Technical Reference Manual

Copyright © 2006 ARM Limited. All rights reserved.

Release Information

The following changes have been made to this book.

				Change History

Date		Issue	Confidentiality	Change

17	March 2006	A	Non-Confidential	First release for r0p0.

20	December 2006	B	Non-Confidential	Updated for r0p1.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”.

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com

ii

Copyright © 2006 ARM Limited. All rights reserved.

ARM DDI 0389B

Image 2

Contents PrimeCell AHB SRAM/NOR Memory Controller PL241 Copyright 2006 ARM Limited. All rights reserved PrimeCell AHB SRAM/NOR Memory Controller PL241Technical Reference Manual Contents Chapter Programmer’s Model for Test List of Tables List of Tables List of Figures Figure A-1 AHB MC PL241 grouping of signals Preface Feedback onProduct revision status Using this manualAbout this manual Intended audienceBold ConventionsTypographical Timing diagrams SignalsARM publications NumberingFurther reading Feedback on this manual FeedbackFeedback on this product Introduction SMC on About the AHB MCThis section describes AHB interface AHB to APB bridgeClock domains Low-power interfaces3 SMC Supported devices Intel W18 series NOR FLASH, for example 28f128W18tdIntroduction Copyright 2006 ARM Limited. All rights reserved Functional Overview Functional description This section is divided intoAHB clock domain Smcmreset0nLow-power interface Static memory clock domainFormat on SMCMain blocks of the SMC are Interrupts onFormat SMC interfaceAPB slave interface Memory managerPad interface InterruptsAHB fixed burst types Functional operationAHB interface operation Broken bursts Bufferable bit of the Hprot signalUndefined length Incr bursts Locked transfers AHB response signalsRead after write hazard detection buffer Registered Hwdata Big-endian 32-bit modeRemoval of AHB error response logic AHB to APB bridge operationClock domain operation Ahbc memory map1lists the static memory clocking options Low-power interface operationStatic memory clocking options Static memory clocking optionsWhere Domain is ahb or smc An active output DomaincactiveAccepting requests SMC states are as follows SMC functional operationOperating states Clocking and resets ClockingResets Smcuserstatus70 Miscellaneous signalsSmcuserconfig70 Smcagtm0syncHazard handling APB slave interface operationFormat block Sram memory accesses Memory burst length Memory manager operation Low-power operationChip configuration registers 11 Chip configuration registers Software mechanism Direct commandsDevice pin mechanism 12 Device pin mechanism 13 Software mechanism Memory interface operation Sram timing tables and diagramsInterrupts operation Asynchronous read opmode chip register settings Asynchronous read Sram cycles register settings4and -5list the smcopmode00-3 and Sram Register settings 14 Asynchronous readAsynchronous write Sram cycles register settings 6and -7list the smcopmode00-3 and Sram Register settingsAsynchronous write opmode chip register settings 10 Page read opmode chip register settings 8and -9list the smcopmode00-3 and Sram Register settings10and -11list the smcopmode00-3 and Sram Register settings 13 Synchronous burst read Sram cycles register settings 12and -13list the smcopmode00-3 and Sram Register settings12 Synchronous burst read opmode chip register settings 19 Synchronous burst read 14and -15list the smcopmode00-3 and Sram Register settings 20 Synchronous burst read in multiplexed-mode17 Synchronous burst write Sram cycles register settings 16and -17list the smcopmode00-3 and Sram Register settings16 Synchronous burst write opmode chip register settings 18and -19list the smcopmode00-3 and Sram Register settings 22 Synchronous burst write in multiplexed-mode20and -21list the smcopmode00-3 and Sram Register settings B0100 B0110 B001TCEOE is only required if wait is asserted when oen goes LOW TWC = ARM DDI 0389B Programmer’s Model About the programmer’s model 2shows the SMC configuration register map Register summaryName Base offset Type Reset value Description 1lists the SMC RegistersRegister summary SMC Memory Controller Status Register at Register descriptionsThis section describes the SMC registers 2lists the register bit assignmentsBits Name Function SMC Memory Interface Configuration Register at3lists the register bit assignments SMC Set Configuration Register at Smcmemccfgset Register bit assignments5lists the register bit assignments SMC Clear Configuration Register at 0x100C4lists the register bit assignments Smcmemccfgclr Register bit assignments Bits Name FunctionSmcdirectcmd Register bit assignments SMC Direct Command Register at6lists the register bit assignments SMC Set Cycles Register at Lists the register bit assignmentsSMC Set Opmode Register at 12 smcsetopmode Register bit assignments8lists the register bit assignments Smcsetopmode Register bit assignments Memory width mw fieldSmcrefreshperiod0 Register bit assignments SMC Refresh Period 0 Register atSMC Sram Cycles Registers 0-3 at 0x1100, 0x1120, 0x1140 10lists the register bit assignments SMC Opmode Registers 0-3 at 0x1104, 0x1124, 0x114411lists the register bit assignments 11 smcopmode Register bit assignments SMC User Status Register at12lists the register bit assignments 12 smcuserstatus Register bit assignments13 lists the register bit assignments SMC User Configuration Register at13 smcuserconfig Register bit assignments Bits Name Description15 smcperiphid0 Register bit assignments Bits Name Function Following section describe the smcperiphid RegistersSMC Peripheral Identification Register 16 smcperiphid1 Register bit assignments Bits Name Function 17 smcperiphid2 Register bit assignments Bits Name FunctionSMC PrimeCell Identification Registers 0-3 at 0x1FF0-0x1FFC 19shows the register bit assignmentsSMC PrimeCell Identification Register These registers cannot be read in the Reset stateFollowing sections describe the smcpcellid Registers 20 smcpcellid0 Register bit assignments Bits Name Function22 smcpcellid2 Register bit assignments Bits Name Function 23 smcpcellid3 Register bit assignments Bits Name FunctionProgrammer’s Model for Test SMC integration test registers Test registers are provided for integration testingSMC Integration Configuration Register at 0x1E00 Lists the SMC integration test registersIntegration Inputs Register at 0x1E04 Smcintinputs Register bit assignments Bits Name FunctionIntegration Outputs Register at 0x1E08 StateDevice Driver Requirements Memory initialization SMC and memory initialization sheet 1 SMC and memory initialization sheet 2 Where = denotes the appropriate chip select SMC and memory initialization sheet 3ARM DDI 0389B Signal Descriptions About the signals list Where Ahbc = AHB Configuration signalsName Type Source Description Destination Clocks and resetsTable A-1lists the clock and reset signals Where = 0 or C, where C = Configuration AHB signalsTable A-2lists the AHB signals Table A-2 AHB signalsSMC memory interface signals Table A-3lists the SMC memory interface signalsTable A-4 SMC miscellaneous signals SMC miscellaneous signalsTable A-4lists the SMC miscellaneous signals Low-power interface Table A-5lists the low-power interface signalsTable A-6 Configuration signal Configuration signalTable A-6lists the configuration signal Name Source Description Type DestinationScan chains Table A-7lists the scan chain signalsTable A-7 Scan chain signals ARM DDI 0389B Advanced High-performance Bus AHB Advanced Microcontroller Bus Architecture AmbaSee also Little-endian memory Advanced Peripheral Bus APBData bus IncrementedAn 8-bit data item Multi-master operationThat event resource is Unpredictable Divisible by fourSee Unpredictable Other purposesRemapping Has been completedWritten as 0 and read as ReservedGlossary-6