SMC Networks AHB SRAM/NOR SMC User Configuration Register at, lists the register bit assignments

Page 79

Programmer’s Model

3.3.12SMC User Configuration Register at 0x1204

The smc_user_config Register is a general purpose write-only register. This register sets the value of the smc_user_config[7:0] primary outputs. The smc_user_config Register can be written in all states. Figure 3-17shows the register bit assignments.

8QGHILQHG

VPFBXVHUBFRQILJ

		Figure 3-17 smc_user_config Register bit assignments
	Table 3-13lists the register bit assignments.
		Table 3-13 smc_user_config Register bit assignments
Bits	Name	Function
[31:8]	-	Reserved, undefined. Write as zero.
[7:0]	smc_user_config	This value sets the state of the smc_user_config[7:0] primary output pins.

3.3.13SMC Peripheral Identification Registers <0-3> at 0x1FE0-0x1FEC

The smc_periph_id Registers are four 8-bit read-only registers, that span address locations 0xFE0-0xFEC. The registers can conceptually be treated as a single register that holds a 32-bit peripheral ID value. They are read by an external master to determine what version of the device the SMC is. None of the registers 0-3 can be read in the Reset state.

Table 3-14lists the register bit assignments.

		Table 3-14 smc_periph_id Register bit assignments
Bits	Name	Description
[31:25]	-	Reserved, read undefined.
[24]	integration_cfg	Configuration options are peripheral-specific.
		See SMC Peripheral Identification Register 3 on page 3-21.
[23:20]	-	The peripheral revision number is revision-dependent.
[19:12]	designer	Designer’s ID number. This is 0x41 for ARM.
[11:0]	part_number	Identifies the peripheral. The part number for the SMC is 0x352.

ARM DDI 0389B

Copyright © 2006 ARM Limited. All rights reserved.

3-19

Image 79

Contents PrimeCell AHB SRAM/NOR Memory Controller PL241 Technical Reference Manual PrimeCell AHB SRAM/NOR Memory Controller PL241Copyright 2006 ARM Limited. All rights reserved Contents Chapter Programmer’s Model for Test List of Tables List of Tables List of Figures Figure A-1 AHB MC PL241 grouping of signals Feedback on PrefaceIntended audience Using this manualAbout this manual Product revision statusTypographical ConventionsBold Signals Timing diagramsFurther reading NumberingARM publications Feedback on this product FeedbackFeedback on this manual Introduction This section describes About the AHB MCSMC on AHB to APB bridge AHB interface3 SMC Low-power interfacesClock domains Intel W18 series NOR FLASH, for example 28f128W18td Supported devicesIntroduction Copyright 2006 ARM Limited. All rights reserved Functional Overview This section is divided into Functional descriptionStatic memory clock domain Smcmreset0nLow-power interface AHB clock domainInterrupts on SMCMain blocks of the SMC are Format onMemory manager SMC interfaceAPB slave interface FormatInterrupts Pad interfaceAHB interface operation Functional operationAHB fixed burst types Undefined length Incr bursts Bufferable bit of the Hprot signalBroken bursts Read after write hazard detection buffer AHB response signalsLocked transfers AHB to APB bridge operation Big-endian 32-bit modeRemoval of AHB error response logic Registered HwdataAhbc memory map Clock domain operationStatic memory clocking options Low-power interface operationStatic memory clocking options 1lists the static memory clocking optionsAn active output Domaincactive Where Domain is ahb or smcAccepting requests Operating states SMC functional operationSMC states are as follows Clocking Clocking and resetsResets Smcagtm0sync Miscellaneous signalsSmcuserconfig70 Smcuserstatus70Format block APB slave interface operationHazard handling Sram memory accesses Memory burst length Chip configuration registers Low-power operationMemory manager operation 11 Chip configuration registers Device pin mechanism Direct commandsSoftware mechanism 12 Device pin mechanism 13 Software mechanism Interrupts operation Sram timing tables and diagramsMemory interface operation Asynchronous read Sram cycles register settings Asynchronous read opmode chip register settings14 Asynchronous read 4and -5list the smcopmode00-3 and Sram Register settingsAsynchronous write opmode chip register settings 6and -7list the smcopmode00-3 and Sram Register settingsAsynchronous write Sram cycles register settings 10and -11list the smcopmode00-3 and Sram Register settings 8and -9list the smcopmode00-3 and Sram Register settings10 Page read opmode chip register settings 12 Synchronous burst read opmode chip register settings 12and -13list the smcopmode00-3 and Sram Register settings13 Synchronous burst read Sram cycles register settings 19 Synchronous burst read 20 Synchronous burst read in multiplexed-mode 14and -15list the smcopmode00-3 and Sram Register settings16 Synchronous burst write opmode chip register settings 16and -17list the smcopmode00-3 and Sram Register settings17 Synchronous burst write Sram cycles register settings 22 Synchronous burst write in multiplexed-mode 18and -19list the smcopmode00-3 and Sram Register settingsB0100 B0110 B001 20and -21list the smcopmode00-3 and Sram Register settingsTCEOE is only required if wait is asserted when oen goes LOW TWC = ARM DDI 0389B Programmer’s Model About the programmer’s model Register summary 2shows the SMC configuration register map1lists the SMC Registers Name Base offset Type Reset value DescriptionRegister summary 2lists the register bit assignments Register descriptionsThis section describes the SMC registers SMC Memory Controller Status Register at3lists the register bit assignments SMC Memory Interface Configuration Register atBits Name Function Smcmemccfgset Register bit assignments SMC Set Configuration Register atSmcmemccfgclr Register bit assignments Bits Name Function SMC Clear Configuration Register at 0x100C4lists the register bit assignments 5lists the register bit assignments6lists the register bit assignments SMC Direct Command Register atSmcdirectcmd Register bit assignments Lists the register bit assignments SMC Set Cycles Register at12 smcsetopmode Register bit assignments SMC Set Opmode Register at8lists the register bit assignments Memory width mw field Smcsetopmode Register bit assignmentsSMC Sram Cycles Registers 0-3 at 0x1100, 0x1120, 0x1140 SMC Refresh Period 0 Register atSmcrefreshperiod0 Register bit assignments SMC Opmode Registers 0-3 at 0x1104, 0x1124, 0x1144 10lists the register bit assignments11lists the register bit assignments 12 smcuserstatus Register bit assignments SMC User Status Register at12lists the register bit assignments 11 smcopmode Register bit assignmentsBits Name Description SMC User Configuration Register at13 smcuserconfig Register bit assignments 13 lists the register bit assignmentsSMC Peripheral Identification Register Following section describe the smcperiphid Registers15 smcperiphid0 Register bit assignments Bits Name Function 17 smcperiphid2 Register bit assignments Bits Name Function 16 smcperiphid1 Register bit assignments Bits Name Function19shows the register bit assignments SMC PrimeCell Identification Registers 0-3 at 0x1FF0-0x1FFC20 smcpcellid0 Register bit assignments Bits Name Function These registers cannot be read in the Reset stateFollowing sections describe the smcpcellid Registers SMC PrimeCell Identification Register23 smcpcellid3 Register bit assignments Bits Name Function 22 smcpcellid2 Register bit assignments Bits Name FunctionProgrammer’s Model for Test Lists the SMC integration test registers Test registers are provided for integration testingSMC Integration Configuration Register at 0x1E00 SMC integration test registersSmcintinputs Register bit assignments Bits Name Function Integration Inputs Register at 0x1E04State Integration Outputs Register at 0x1E08Device Driver Requirements Memory initialization SMC and memory initialization sheet 1 SMC and memory initialization sheet 2 SMC and memory initialization sheet 3 Where = denotes the appropriate chip selectARM DDI 0389B Signal Descriptions Where Ahbc = AHB Configuration signals About the signals listTable A-1lists the clock and reset signals Clocks and resetsName Type Source Description Destination Table A-2 AHB signals AHB signalsTable A-2lists the AHB signals Where = 0 or C, where C = ConfigurationTable A-3lists the SMC memory interface signals SMC memory interface signalsTable A-4lists the SMC miscellaneous signals SMC miscellaneous signalsTable A-4 SMC miscellaneous signals Table A-5lists the low-power interface signals Low-power interfaceName Source Description Type Destination Configuration signalTable A-6lists the configuration signal Table A-6 Configuration signalTable A-7 Scan chain signals Table A-7lists the scan chain signalsScan chains ARM DDI 0389B Advanced Microcontroller Bus Architecture Amba Advanced High-performance Bus AHBAdvanced Peripheral Bus APB See also Little-endian memoryMulti-master operation IncrementedAn 8-bit data item Data busOther purposes Divisible by fourSee Unpredictable That event resource is UnpredictableReserved Has been completedWritten as 0 and read as RemappingGlossary-6