Xilinx Exploring BPI Flash and XCCACE-TQ144I Features in the Hardware Manual

Page 11

Detailed Description

Table 1-1:

SP605 Features (Cont’d)

 

 

 

 

 

 

Number

Feature

Notes

Schematic

Page

 

 

 

 

 

 

 

4

Linear BPI Flash x16

Numonyx JS28F256P30T95

19

 

 

 

 

5

SystemACE CompactFlash

XCCACE-TQ144I Controller

20

Socket

 

 

 

 

 

 

 

6

USB JTAG Conn. (USB Mini-B)

USB JTAG Download Circuit

32

 

 

 

 

 

Clock Generation

200 MHz OSC, oscillator socket,

13, 14

 

SMA connectors

 

 

 

 

 

 

 

7

a. 200 MHz oscillator

Epson 200 MHz 2.5V LVDS

14

 

 

 

b. Oscillator socket, single-

MMD Components 2.5V 27 MHz

14

 

 

ended, LVCMOS

 

 

 

 

 

 

 

 

c. SMA connectors

SMA pair P(J41) / N(J38)

13

 

 

 

 

8

GTP port SMA x4 and

MGT RX,TX Pairs x4 SMA MGT

13

MGT Clocking SMA (REFCLK)

REFCLK x2 SMA

 

 

 

 

 

 

9

PCIe 1-lane edge conn.(Gen 1)

Card Edge Connector, 1-lane

12

 

 

 

 

10

SFP Module Cage/Connector

AMP 136073-1

12

 

 

 

 

11

Ethernet 10/100/1000

Marvell M88E1111 EPHY

11

 

 

 

 

12

USB UART (USB-to-UART

Silicon Labs CP2103GM

15

Bridge)

 

 

 

 

 

 

 

13

DVI Codec and Video Connector

Chrontel CH7301C-TF

16,17

 

 

 

 

14

IIC EEPROM (on backside)

ST Micro M24C08-WDW6TP

15

 

 

 

 

 

 

 

10, 11, 14,

 

Status LEDs

 

18, 20, 25,

 

 

 

27, 31, 33

 

 

 

 

 

a. FMC Power Good

 

10

 

 

 

 

 

b. System ACE CF Status

 

11

 

 

 

 

 

c. FPGA INIT and DONE

 

14

15

 

 

 

d. Ethernet PHY Status

 

18

 

 

 

 

 

 

 

e. JTAG USB Status

 

20

 

 

 

 

 

f. FPGA Awake

 

27

 

 

 

 

 

g. TI Power Good

 

31

 

 

 

 

 

h. MGT AVCC, DDR3 Term

 

33

 

Pwr Good

 

 

 

 

 

 

 

 

 

a. User LEDs (4)

Red LEDs (active-High)

14

 

 

 

 

16

b. User Pushbuttons (4)

Active-High

14

 

 

 

c. User DIP Switch (4-pole)

4-pole (active-High)

14

 

 

 

 

 

 

d. User SMA (2)

GPIO x2 SMA

13

 

 

 

 

SP605 Hardware User Guide

www.xilinx.com

11

UG526 (v1.1.1) February 1, 2010

Image 11
Contents UG526 v1.1.1 February 1, 2010 optional SP605 Hardware User GuideDate Version Revision Revision HistoryTable of Contents SP605 Hardware User Guide About This Guide Preface About This Guide Additional Support ResourcesAdditional Information SP605 Evaluation BoardSP605 Evaluation Board FeaturesOverview Block DiagramFeature SP605 FeaturesDetailed Description SP605 Features Cont’d Spartan-6 XC6SLX45T-3FGG484 Fpga ConfigurationSP605 Evaluation Board SP605 Features Cont’d 2I/O Voltage Rail of Fpga Banks MB DDR3 Component MemoryVoltage Rails Detailed Description5DDR3 Component Memory Connections Schematic Net Name Memory U42 Pin Pin Number Pin NameU1 Fpga 3J17 SPI Flash Programming Header SPI x4 FlashDetailed Description 6SPI x4 Memory Connections Schematic Net NamePin Number Pin Name Linear BPI FlashFLASHA16 Fpga Design Considerations for the Configuration Flash System ACE CF and CompactFlash ConnectorU17 XCCACETQ144I 8System ACE CF Connections U1 Fpga Pin Schematic Net Name1USB Jtag Oscillator Differential Clock Generation8SP605 X2 Oscillator Socket Pin 1 Location Identifiers Oscillator Socket Single-Ended, 2.5V orMulti-Gigabit Transceivers GTP MGTs SMA Connectors DifferentialMGT Refclk Smarefclkn PCI Express Endpoint Connectivity 11PCIe Edge Connector Connections U1 Fpga PinP4 PCIe Edge Connector References Sfpclkqop SFP Module Connector15Ethernet PHY Connections U1 Fpga Pin 14PHY Configuration Pins11 /100/1000 Tri-Speed Ethernet PHY Bit2 Bit1 Bit0PHYRXD7 17 USB-to-UART Connections USB-to-UART BridgeDVI Codec 11IIC Bus Topology IIC BusIicsclsfp Kb NV MemoryIicsdamain SDA Status LEDs Signal Name Color Label Description13Ethernet PHY Status LEDs Ethernet PHY Status LEDs22 Fpga Init and Done LED Connections Fpga Init and Done LEDsControlled LED User I/OUser LEDs 23User LED Connections U1 Fpga PinSW6 User Pushbutton SwitchesUser DIP Switch U1 Fpga Pin User SIP HeaderUsersmagpion Usersmagpiop User SMA GpioPower On/Off Slide Switch SW2 SwitchesFpgaprogb Pushbutton SW3 Active-Low Sysaceresetb Pushbutton SW9 Active-Low23System ACE CF CompactFlash Image Select DIP Switch S1 24FPGA Mode DIP Switch SW1 Mode DIP Switch SW1 Active-HighVita 57.1 FMC LPC Connector LPC Pin 28VITA 57.1 FMC LPC ConnectionsAC Adapter and 12V Input Power Jack/Switch Power ManagementPower Management Onboard Power RegulationUCD9240PFC Configuration Solution User Guide Section Configuration Options30SP605 Fpga Configuration Modes M10 Bus Width SP605 Evaluation Board Function/Type Default Table A-1Default Switch SettingsFMC Jtag Vita 57.1 FMC LPC Connector Pinout Appendix B Vita 57.1 FMC LPC Connector Pinout SP605 Master UCF NET Fmcpwrgoodflashrstb Appendix C SP605 Master UCFNET Fpgacmpcsb NET MEM1LDQSN LOC NET Sysclkn Appendix C SP605 Master UCF References