Xilinx SP605 manual 28VITA 57.1 FMC LPC Connections, LPC Pin

Page 51

 

 

 

 

 

 

 

Detailed Description

 

 

 

 

 

 

 

 

 

 

 

 

Table 1-28shows the VITA 57.1 FMC LPC connections. The connector pinout is in

 

 

 

Appendix B, “VITA 57.1 FMC LPC Connector Pinout.”

 

Table 1-28:VITA 57.1 FMC LPC Connections

 

 

 

 

 

 

 

 

 

 

 

J63 FMC

Schematic Net Name

U1 FPGA

 

J63 FMC

Schematic Net Name

U1 FPGA

LPC Pin

Pin

 

LPC Pin

Pin

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D1

FMC_PWR_GOOD_FLASH_RST_B

V13

 

 

 

 

 

 

 

C2

FMC_DP0_C2M_P

B16

 

D4

FMC_GBTCLK0_M2C_P

E12

 

 

 

 

 

 

 

C3

FMC_DP0_C2M_N

A16

 

D5

FMC_GBTCLK0_M2C_N

F12

 

 

 

 

 

 

 

C6

FMC_DP0_M2C_P

D15

 

D8

FMC_LA01_CC_P

F14

 

 

 

 

 

 

 

C7

FMC_DP0_M2C_N

C15

 

D9

FMC_LA01_CC_N

F15

 

 

 

 

 

 

 

C10

FMC_LA06_P

D4

 

D11

FMC_LA05_P

C4

 

 

 

 

 

 

 

C11

FMC_LA06_N

D5

 

D12

FMC_LA05_N

A4

 

 

 

 

 

 

 

C14

FMC_LA10_P

H10

 

D14

FMC_LA09_P

F7

 

 

 

 

 

 

 

C15

FMC_LA10_N

H11

 

D15

FMC_LA09_N

F8

 

 

 

 

 

 

 

C18

FMC_LA14_P

C17

 

D17

FMC_LA13_P

G16

 

 

 

 

 

 

 

C19

FMC_LA14_N

A17

 

D18

FMC_LA13_N

F17

 

 

 

 

 

 

 

C22

FMC_LA18_CC_P

T12

 

D20

FMC_LA17_CC_P

Y11

 

 

 

 

 

 

 

C23

FMC_LA18_CC_N

U12

 

D21

FMC_LA17_CC_N

AB11

 

 

 

 

 

 

 

C26

FMC_LA27_P

AA10

 

D23

FMC_LA23_P

U9

 

 

 

 

 

 

 

C27

FMC_LA27_N

AB10

 

D24

FMC_LA23_N

V9

 

 

 

 

 

 

 

C30

IIC_SCL_MAIN

T21

 

D26

FMC_LA26_P

U14

 

 

 

 

 

 

 

C31

IIC_SDA_MAIN

R22

 

D27

FMC_LA26_N

U13

 

 

 

 

 

 

 

 

 

 

 

 

 

 

G2

FMC_CLK1_M2C_P

E16

 

H2

FMC_PRSNT_M2C_L

Y16

 

 

 

 

 

 

 

G3

FMC_CLK1_M2C_N

F16

 

H4

FMC_CLK0_M2C_P

H12

 

 

 

 

 

 

 

G6

FMC_LA00_CC_P

H10

 

H5

FMC_CLK0_M2C_N

G11

 

 

 

 

 

 

 

G7

FMC_LA00_CC_N

H11

 

H7

FMC_LA02_P

G8

 

 

 

 

 

 

 

G9

FMC_LA03_P

B18

 

H8

FMC_LA02_N

F9

 

 

 

 

 

 

 

G10

FMC_LA03_N

A18

 

H10

FMC_LA04_P

C19

 

 

 

 

 

 

 

G12

FMC_LA08_P

B20

 

H11

FMC_LA04_N

A19

 

 

 

 

 

 

 

G13

FMC_LA08_N

A20

 

H13

FMC_LA07_P

B2

 

 

 

 

 

 

 

G15

FMC_LA12_P

H13

 

H14

FMC_LA07_N

A2

 

 

 

 

 

 

 

G16

FMC_LA12_N

G13

 

H16

FMC_LA11_P

H14

 

 

 

 

 

 

 

G18

FMC_LA16_P

C5

 

H17

FMC_LA11_N

G15

 

 

 

 

 

 

 

G19

FMC_LA16_N

A5

 

H19

FMC_LA15_P

D18

 

 

 

 

 

 

 

 

 

SP605 Hardware User Guide

www.xilinx.com

51

UG526 (v1.1.1) February 1, 2010

Image 51
Contents UG526 v1.1.1 February 1, 2010 optional SP605 Hardware User GuideDate Version Revision Revision HistoryTable of Contents SP605 Hardware User Guide About This Guide Preface About This Guide Additional Support ResourcesAdditional Information SP605 Evaluation BoardSP605 Evaluation Board FeaturesOverview Block DiagramFeature SP605 FeaturesDetailed Description SP605 Features Cont’d Configuration SP605 Evaluation Board SP605 Features Cont’dSpartan-6 XC6SLX45T-3FGG484 Fpga 2I/O Voltage Rail of Fpga Banks MB DDR3 Component MemoryVoltage Rails Detailed Description5DDR3 Component Memory Connections Schematic Net Name Memory U42 Pin Pin Number Pin NameU1 Fpga 3J17 SPI Flash Programming Header SPI x4 FlashDetailed Description 6SPI x4 Memory Connections Schematic Net NamePin Number Pin Name Linear BPI FlashFLASHA16 Fpga Design Considerations for the Configuration Flash System ACE CF and CompactFlash ConnectorU17 XCCACETQ144I 8System ACE CF Connections U1 Fpga Pin Schematic Net Name1USB Jtag Oscillator Differential Clock Generation8SP605 X2 Oscillator Socket Pin 1 Location Identifiers Oscillator Socket Single-Ended, 2.5V orMulti-Gigabit Transceivers GTP MGTs SMA Connectors DifferentialMGT Refclk Smarefclkn 11PCIe Edge Connector Connections U1 Fpga Pin P4 PCIe Edge ConnectorPCI Express Endpoint Connectivity References Sfpclkqop SFP Module Connector15Ethernet PHY Connections U1 Fpga Pin 14PHY Configuration Pins11 /100/1000 Tri-Speed Ethernet PHY Bit2 Bit1 Bit0PHYRXD7 17 USB-to-UART Connections USB-to-UART BridgeDVI Codec 11IIC Bus Topology IIC BusIicsclsfp Kb NV MemoryIicsdamain SDA Status LEDs Signal Name Color Label Description13Ethernet PHY Status LEDs Ethernet PHY Status LEDs22 Fpga Init and Done LED Connections Fpga Init and Done LEDsControlled LED User I/OUser LEDs 23User LED Connections U1 Fpga PinSW6 User Pushbutton SwitchesUser DIP Switch U1 Fpga Pin User SIP HeaderUsersmagpion Usersmagpiop User SMA GpioPower On/Off Slide Switch SW2 SwitchesFpgaprogb Pushbutton SW3 Active-Low Sysaceresetb Pushbutton SW9 Active-Low23System ACE CF CompactFlash Image Select DIP Switch S1 24FPGA Mode DIP Switch SW1 Mode DIP Switch SW1 Active-HighVita 57.1 FMC LPC Connector LPC Pin 28VITA 57.1 FMC LPC ConnectionsAC Adapter and 12V Input Power Jack/Switch Power ManagementPower Management Onboard Power RegulationUCD9240PFC Configuration Options 30SP605 Fpga Configuration Modes M10 Bus WidthConfiguration Solution User Guide Section SP605 Evaluation Board Function/Type Default Table A-1Default Switch SettingsFMC Jtag Vita 57.1 FMC LPC Connector Pinout Appendix B Vita 57.1 FMC LPC Connector Pinout SP605 Master UCF NET Fmcpwrgoodflashrstb Appendix C SP605 Master UCFNET Fpgacmpcsb NET MEM1LDQSN LOC NET Sysclkn Appendix C SP605 Master UCF References