Analog Devices ADSP-2192 USB EP4 NAK, USB EP5 NAK, USB EP6 NAK, USB EP7 NAK, USB EP8 NAK

Page 20

Y

R

October 2000

A

ADSP-2192

For current information contact Analog Devices at (781) 461-3881

N

L

I

M

A

I

C

L

Table 12. USB MCU Register Definitions (Continued)

E

I

N

R

H

P

A

Name

Comments

AddressC

E

T

T

A

D

USB EP4 Description

Configures endpoint

0x1000- 0x1001

0x1002- 0x1003

USB EP4 NAK

Counter

0x1004- 0x1005

USB EP5 Description

Configures endpoint

0x1006- 0x1007

USB EP5 NAK

Counter

0x1008- 0x1009

USB EP6 Description

Configures endpoint

0x100A- 0x100B

USB EP6 NAK

Counter

0x100C- 0x100D

USB EP7 Description

Configures endpoint

0x100E- 0x100F

USB EP7 NAK

Counter

0x1010- 0x1011

USB EP8 Description

Configures endpoint

0x1012- 0x1013

USB EP8 NAK

Counter

0x1014- 0x1015

USB EP8 Description

Configures endpoint

0x1016- 0x1017

USB EP9 NAK

Counter

0x1018- 0x1019

USB EP10 Description

Configures endpoint

0x101A- 0x101B

USB EP10 NAK

Counter

0x101C- 0x101D

USB EP11 Description

Configures endpoint

0x101E- 0x101F

USB EP11 NAK

Counter

0x1020- 0x1021

USB EP STALL

Policy

0x1040- 0x1043

USB EP1 Code Download Base Address

Starting address for code download on endpoint

1

0x1044- 0x1047

USB EP2 Code Download Base Address

Starting address for code download on endpoint

2

0x1048- 0x104B

USB EP3 Code Download Base Address

Starting address for code download on endpoint

3

0x1060- 0x1063

USB EP1 Code Current Write Pointer

Current write pointer offset for code download

Offset

on endpoint 1

0x1064- 0x1067

USB EP2 Code Current Write Pointer

Current write pointer offset for code download

Offset

on endpoint 2

0x1068- 0x106B

USB EP3 Code Current Write Pointer

Current write pointer offset for code download

Offset

on endpoint 3

0x2000- 0x2001

USB Register I/O Address

0x2002- 0x2003

USB Register I/O Data

0x3000- 0x3FFF

USB MCU Program Memory

Y

R

A

N

L

I

M

A

I

C

L

E

I

N

20

R

H

This information applies to a product under development. Its characteristics and specifications are subject to changePwith-

CREV. PrA A

out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. E

T

A

T

D

Image 20

Contents Preliminary Technical Data 48K words of on-chip RAM on P1, configured as 32K Words on-chip 16-bit RAM for Data Memory and 16KREV. PrA Programmable interval timer generates periodic inter Rupts. a 16-bit count register Tcount is decrementedDSP-DSP Output DSP-DSP Semaphore DSP-DSP InterruptLoop stack interrupt enable ADSP-2192Industry standard AC’97 serial interface AC-Link ADSP-2192 includes a 33MHz, 32 bit bus master PCIPliant codecs to the ADSP-2192. The ACLink implements Ification. This interface supports the high data ratesDSP memory accesses use BAR2 or BAR3 of each func Tion. BAR2 is used to access 24-bit DSP memory BAR3DSP, using the REG instruction BAR3 registers appear in on page 14 and TableADSP-2192 without processor intervention. In scat Mode the functions of the registers are mapped as followsRpci Dmah controller can be programmed to perform scat Transmit Channel 0 Bus Master Transactions Tx0 DMA Channel InterruptTarget accessesI to registers and DSP memory can go RthroughHany function. As long as the Memory Space accessRegister or memory location within the ADSP-2192. Simi BistData Word. BAR3 Mode is typically used for Data Memory IntaPCI Dword BYTE3 BYTE2 BYTE1 BYTE0 Unused ReservedA15 7FFC 9FFC0x0-0x3 DSP Memory Buffer Base Addr 0x4-0x5 DSP Memory Buffer Size0x6-0x7 DSP Memory Buffer RD Offset 0x8-0x9 DSP Memory Buffer WR OffsetEP5 EP6EP7 EP8Descriptor command is contained in this register. Release Number returned in the GET DeviceRelease Number is 0x0100, which corresponds to Device-specific attributes returned in the GETUSB EP4 NAK USB EP5 NAKUSB EP6 NAK USB EP7 NAKA21 ISE = Current interrupt is for a Setup token INT = Active interrupt for the 8052 MCUThisR registerHprovides information as the total size Fixed Endpoints Control EndpointREV. PrA A23 0x01 0x02 0x00ADI USB Mcucode XXXUSB Regio BRequest 0xA0WValue L AddressWValue H A27 SufficientCroom in theAFIFO If for some reason the host sends more data than the maxPacketsize, theNUSB core accepts it, as long as there is Power themselves and the ADSP-2192 completely down Deassertion of PDW1 high causes a wake-up of the DSPAn active lowIRST input to be derived from PCI RST Pmeen output from the Combo Master shouldFifo SMSelIBit 3 Stereo / Mono Select AC’97 Mode Interfaces reset the DSP under their control as neededEslot Bits 7-4 AC’97 Slot Select AC’97 Mode Only Is shown as a no connect in on page 33 theseADSP-2192 Boot Process Flow ADSP-2192 can be clocked by a crystal oscillator. If aRmicroprocessorH -grade 24.576 MHz crystal should be used ForEthis configuration.TManufacturer.I a parallel-resonant, fundamental frequency Tion-level simulator a C/C++ compiler and a C/C++ Run-time library that includes DSP and mathematical funcA35 AD0 AD1AD2 AD3CBE0 CBE1 CBE2 CBE3 CLK 130Clkrun Devsel Frame GNT Idsel Intab 131 128 PCI / ISA InterruptIrdy PARPcignd PcivddEmulator Event Pin Emulator Clock Input Emulator Data Input Emulator Data Output Emulator Mode SelectEmulator Logic Reset Ivdd Rvaux Rvdd Acvaux Aiognd AvddCtrlaux Ctrlvdd Ignd Specifications are subject to change TBDSupply Current Dynamic @ 160 Mips Internal Supply Current IdleInput Capacitance6 FIN=1 MHz VIN=2.5VAEN Setup to IOR / IOW Falling Address Setup to IOR / IOW FallingWrite Data Setup to IOW Rising IOR / IOW Strobe Width 100Sub-ISA Interface Write Cycle Timing Diagram TBD C/W REV. PrA A47 CREV. PrA a A49 Ordering Guide

ADSP-2192 specifications

The Analog Devices ADSP-2192 is a high-performance digital signal processor (DSP) that stands out in the realm of signal processing applications. The device is part of the ADSP-2100 family, which has been recognized for its ability to deliver high-speed computations and efficient processing capabilities. The ADSP-2192 is particularly well-suited for applications requiring advanced digital signal processing, such as telecommunications, audio processing, and industrial control systems.

One of the key features of the ADSP-2192 is its dual-core architecture. This allows for parallel processing capabilities, enabling the device to handle multiple tasks simultaneously. Each core can execute instructions independently, which significantly boosts the overall processing power. The device is built on a 16-bit architecture, supporting 16-bit fixed-point and 40-bit floating-point operations, allowing for a wide range of precision in calculations.

The ADSP-2192 also incorporates a sophisticated instruction set designed for efficient performance. It includes specialized instructions tailored for common signal processing tasks, such as filtering and Fourier transforms. This optimized instruction set enhances the speed and efficiency of data manipulation and computation, making it an ideal choice for real-time applications.

In terms of memory, the ADSP-2192 is equipped with 1 KB of on-chip program memory and 2 KB of data memory. This provides sufficient storage for handling complex algorithms without the need for external memory, reducing latency and increasing processing speed. The device also supports external memory interfaces, enabling developers to expand the system's memory capacity if needed.

Another standout feature of the ADSP-2192 is its rich set of communication interfaces. It supports a variety of communication protocols, including SPI, USART, and I2C, facilitating seamless integration with other devices and systems. This versatility makes it suitable for a wide range of applications, from consumer electronics to industrial automation.

In terms of power consumption, the ADSP-2192 is designed to be energy-efficient, making it an excellent choice for battery-operated devices and applications requiring low power usage. The device operates at a voltage range of 3V to 5V, making it compatible with various power supply systems.

Overall, the Analog Devices ADSP-2192 combines powerful processing capabilities with efficient resource management and versatility, making it a strong contender in the DSP market. Its dual-core architecture, robust instruction set, communication flexibility, and energy-efficient design position it as an essential component for advanced signal processing applications across multiple industries.