Analog Devices ADSP-2192 specifications Tion-level simulator a C/C++ compiler and a C/C++

					Y
					R			October 2000
				A
ADSP-2192						For current information contact Analog Devices at (781) 461-3881
			N		L
			I
		M			A
		I		C
	L						tion-level simulator; a C/C++ compiler; and a C/C++
Instruction Set Description
	E			I
			N				run-time library that includes DSP and mathematical func-
TheRADSPH-2192 assembly language instruction set has an
P		C			A		tions. Two key points for these tools are:
	E
algebraic syntax Tthat was designed for ease of coding and
	T		A
readability. The assembly language, which takes full advan-							• Compiled ADSP-219x C/C++ code efficiency—The
			D
tage of the processor’s unique architecture, offers the							compiler has been developed for efficient translation of
following benefits:							C/C++ code to ADSP-219x assembly. The DSP has
• ADSP-219x assembly language syntax is a superset of							architectural features that improve the efficiency of
							compiled C/C++ code.
	and source code-compatible (except for two data regis-
							• ADSP-218x family code compatibility—The assembler
	ters and DAG base address registers) with ADSP-218x
	family syntax. You may need to restructure your 218x						has legacy features to ease the conversion of existing
	programs, however, to accommodate the ADSP-2192’s						ADSP-218x applications to the ADSP-219x.
	unified memory space and to conform to its interrupt						Debugging both C/C++ and assembly programs with the

vector map. VisualDSP++ debugger, you can:

•The algebraic syntax eliminates the need to remember cryptic assembler mnemonics. For example, a typical arithmetic add instruction, such as AR = AX0 + AY0, resembles a simple equation.

•View mixed C/C++ and assembly code (interleaved source and object information)

•Insert break points

• Every instruction, except two, assembles into a single,		• Set conditional breakpoints on registers, memory, and
			stacks
	24-bit word that can execute in a single instruction
		•	Trace instruction execution
	cycle. The exceptions are two dual-word instructions,
	one of which writes 16- or 24-bit immediate data to	•	Profile program execution
	memory, and the other of which jumps/calls to other	• Fill and dump memory
	pages in memory.
		•	Source level debugging
• Multi-function instructions allow parallel execution of
		• Create custom debugger windows
	an arithmetic, MAC, or shift instruction with up to two
	fetches or one write to processor memory space during	The VisualDSP++ IDE lets you define and manage DSP
	a single instruction cycle.	software development. Its dialog boxes and property pages
• Supports a wider variety of conditional and uncondi-		enable you to configure and manage all of the ADSP-219x
	tional jumps and calls and a larger set of conditions on	development tools, including the syntax highlighting in the
	which to base execution of conditional instructions.	VisualDSP++ editor. This capability lets you:
Development Tools		• Control how the development tools process inputs and
			generate outputs.
The ADSP-2192 is supported with a complete set of
		• Maintain a one-to-one correspondence with the tool’s
VisualDSP++™ software and hardware development tools,
			command line switches.
which include Analog Devices VisualDSP++ integrated
		Analog Devices DSP emulators use the IEEE 1149.1 JTAG
development environment, evaluation kit, and emulators.
		test access port of the ADSP-2192 processor to monitor
The JTAG emulator hardware used for other ADSP-219x
		and control the target board processor during emulation.
DSPs, also fully emulates the ADSP-2192.
		The emulator provides full-speed emulation, allowing
Both the ADSP-219x hardware development tools family
		inspection and modification of memory, registers, and pro-
and the VisualDSP++ integrated project management and
		cessor stacks. Non-intrusive in-circuit emulation is assured
debugging environment support the ADSP-2192. The
		by the use of the processor’s JTAG interface; the emulator
VisualDSP++ project management environment enables
		does not affect target system loading or timing.
you to develop and debug an application.
		Note that the ADSP-2192 JTAG port does not support
The ADSP-219x software development environment,
		boundary scan.
VisualDSP++, includes an easy-to-use assembler that is
		In addition to the software and hardware development tools
based on an algebraic syntax; an archiver (librarian/library
		available from Analog Devices, third parties provide a wide
builder); a linker; a loader; a cycle-accurate, instruc-
		range of tools supporting the ADSP-219x processor family.
		Hardware tools include ADSP-219x PC plug-in cards.
		Third party software tools include DSP libraries, real-time
		operating systems, and block diagram design tools.								Y
										R
		The emulator probe requires the ADSP-2192’s CLKIN,							A
							N			L
		TMS, TCK, TRST, TDI, TDO, EMU, and GND signalsI
						M				A
		be made accessible on the target system via a 14-Ipin con-
					L				C
					E			I
							N
34				R			H
	This information applies to a product under development. Its characteristics and specifications are subject to changePwith-					CREV. PrA A
	out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.				E				T
							A
				T
							D