Analog Devices ADSP-2192 specifications AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, AD8, AD9

Page 36

 

 

 

 

 

Y

 

 

 

 

 

R

 

 

 

 

A

ADSP-2192

 

 

 

 

N

L

 

 

 

I

 

 

 

M

 

A

 

 

I

 

C

 

L

 

E

 

 

I

 

 

N

 

R

 

H

 

A

P

 

C

 

 

 

E

 

T

T

 

A

 

 

 

D

 

 

OTHER

JTAG

CONTROLLER

For current information contact Analog Devices at (781) 461-3881

 

 

 

October 2000

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ADSP-2192

ADSP-2192

 

JTAG

 

 

 

 

 

 

 

 

DEVICE

 

 

 

 

 

 

P0

 

 

 

 

P1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

(OPTIONAL)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TDI

 

TDI

 

 

TDO

TDI

 

TDO

TDI

 

 

TDO

 

 

 

 

 

 

 

 

 

 

 

 

EZ-ICE

 

 

 

EMU

 

TRST

 

 

 

TRST

 

 

 

 

TRST

 

 

 

 

TCK

TMS

 

TCK

TMS

 

TCK

TMS

EMU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

JTAG

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CONNECTOR

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TCK

TMS

EMU

TRST

TDO

CLKIN

OPTIONAL

Figure 11. JTAG Scan Path Connections for Multiple ADSP-2192 Systems

Additional Information

This data sheet provides a general overview of the ADSP-2192 architecture and functionality. For detailed information on the ADSP-219x Family core architecture and instruction set, refer to the ADSP-219x/2191 DSP Hardware Reference.

PIN DESCRIPTIONS

ADSP-2192 pin definitions are listed in a series of tables following this section. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

The following symbols appear in the Type columns of these tables: G = Ground, I = Input, O = Output, P = Power Supply, and T = Three-State.

Table 28. ADSP-2192 Pin Configurations: PCI/USB Bus Interface

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Pin Name

LQFP

I/O

Description

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD0

 

57

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD1

 

56

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD2

 

55

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD3

 

54

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD4

 

53

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD5

 

48

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD6

 

47

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD7

 

46

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD8

 

44

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD9

 

43

I/O

Address and Data Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AD10

 

42

I/O

Address and Data Bus

 

 

 

 

 

 

Y

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R

AD11

 

37

I/O

Address and Data Bus

 

 

 

 

A

 

 

 

 

 

N

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I

 

 

L

 

 

 

 

 

 

M

 

 

 

 

 

 

 

 

 

A

 

 

 

 

 

 

I

 

C

 

 

 

 

 

 

L

 

 

 

 

 

 

 

 

E

 

 

 

I

 

 

 

 

 

 

 

 

 

N

 

 

36

 

 

 

R

 

H

 

 

 

This information applies to a product under development. Its characteristics and specifications are subject to changePwith-

 

CREV. PrA A

 

out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.

E

 

 

T

 

 

 

A

 

 

 

 

 

 

T

 

 

 

 

 

 

 

 

 

 

 

 

D

 

 

 

Page 35 Page 37
Image 36
Page 35 Page 37
Contents Preliminary Technical Data 48K words of on-chip RAM on P1, configured as 32K Words on-chip 16-bit RAM for Data Memory and 16KREV. PrA Programmable interval timer generates periodic inter Rupts. a 16-bit count register Tcount is decrementedDSP-DSP Output DSP-DSP Semaphore DSP-DSP InterruptLoop stack interrupt enable ADSP-2192Industry standard AC’97 serial interface AC-Link ADSP-2192 includes a 33MHz, 32 bit bus master PCIPliant codecs to the ADSP-2192. The ACLink implements Ification. This interface supports the high data ratesDSP memory accesses use BAR2 or BAR3 of each func Tion. BAR2 is used to access 24-bit DSP memory BAR3DSP, using the REG instruction BAR3 registers appear in on page 14 and TableMode the functions of the registers are mapped as follows Rpci Dmah controller can be programmed to perform scatADSP-2192 without processor intervention. In scat Transmit Channel 0 Bus Master Transactions Tx0 DMA Channel InterruptTarget accessesI to registers and DSP memory can go RthroughHany function. As long as the Memory Space accessRegister or memory location within the ADSP-2192. Simi BistData Word. BAR3 Mode is typically used for Data Memory IntaPCI Dword BYTE3 BYTE2 BYTE1 BYTE0 Unused ReservedA15 7FFC 9FFC0x0-0x3 DSP Memory Buffer Base Addr 0x4-0x5 DSP Memory Buffer Size0x6-0x7 DSP Memory Buffer RD Offset 0x8-0x9 DSP Memory Buffer WR OffsetEP5 EP6EP7 EP8Descriptor command is contained in this register. Release Number returned in the GET DeviceRelease Number is 0x0100, which corresponds to Device-specific attributes returned in the GETUSB EP4 NAK USB EP5 NAKUSB EP6 NAK USB EP7 NAKA21 ISE = Current interrupt is for a Setup token INT = Active interrupt for the 8052 MCUThisR registerHprovides information as the total size Fixed Endpoints Control Endpoint0x01 0x02 0x00 ADIREV. PrA A23 USB Mcucode XXXUSB Regio BRequest 0xA0WValue L AddressWValue H A27 If for some reason the host sends more data than the max Packetsize, theNUSB core accepts it, as long as there isSufficientCroom in theAFIFO Power themselves and the ADSP-2192 completely down Deassertion of PDW1 high causes a wake-up of the DSPAn active lowIRST input to be derived from PCI RST Pmeen output from the Combo Master shouldFifo SMSelIBit 3 Stereo / Mono Select AC’97 Mode Interfaces reset the DSP under their control as neededEslot Bits 7-4 AC’97 Slot Select AC’97 Mode Only Is shown as a no connect in on page 33 theseADSP-2192 Boot Process Flow ADSP-2192 can be clocked by a crystal oscillator. If aForEthis configuration.T Manufacturer.I a parallel-resonant, fundamental frequencyRmicroprocessorH -grade 24.576 MHz crystal should be used Tion-level simulator a C/C++ compiler and a C/C++ Run-time library that includes DSP and mathematical funcA35 AD0 AD1AD2 AD3CBE0 CBE1 CBE2 CBE3 CLK 130Clkrun Devsel Frame GNT Idsel Intab 131 128 PCI / ISA InterruptIrdy PARPcignd PcivddEmulator Event Pin Emulator Clock Input Emulator Data Input Emulator Mode Select Emulator Logic ResetEmulator Data Output Acvaux Aiognd Avdd Ctrlaux Ctrlvdd IgndIvdd Rvaux Rvdd Specifications are subject to change TBDSupply Current Dynamic @ 160 Mips Internal Supply Current IdleInput Capacitance6 FIN=1 MHz VIN=2.5VAEN Setup to IOR / IOW Falling Address Setup to IOR / IOW FallingWrite Data Setup to IOW Rising IOR / IOW Strobe Width 100Sub-ISA Interface Write Cycle Timing Diagram TBD C/W REV. PrA A47 CREV. PrA a A49 Ordering Guide

ADSP-2192 specifications

The Analog Devices ADSP-2192 is a high-performance digital signal processor (DSP) that stands out in the realm of signal processing applications. The device is part of the ADSP-2100 family, which has been recognized for its ability to deliver high-speed computations and efficient processing capabilities. The ADSP-2192 is particularly well-suited for applications requiring advanced digital signal processing, such as telecommunications, audio processing, and industrial control systems.

One of the key features of the ADSP-2192 is its dual-core architecture. This allows for parallel processing capabilities, enabling the device to handle multiple tasks simultaneously. Each core can execute instructions independently, which significantly boosts the overall processing power. The device is built on a 16-bit architecture, supporting 16-bit fixed-point and 40-bit floating-point operations, allowing for a wide range of precision in calculations.

The ADSP-2192 also incorporates a sophisticated instruction set designed for efficient performance. It includes specialized instructions tailored for common signal processing tasks, such as filtering and Fourier transforms. This optimized instruction set enhances the speed and efficiency of data manipulation and computation, making it an ideal choice for real-time applications.

In terms of memory, the ADSP-2192 is equipped with 1 KB of on-chip program memory and 2 KB of data memory. This provides sufficient storage for handling complex algorithms without the need for external memory, reducing latency and increasing processing speed. The device also supports external memory interfaces, enabling developers to expand the system's memory capacity if needed.

Another standout feature of the ADSP-2192 is its rich set of communication interfaces. It supports a variety of communication protocols, including SPI, USART, and I2C, facilitating seamless integration with other devices and systems. This versatility makes it suitable for a wide range of applications, from consumer electronics to industrial automation.

In terms of power consumption, the ADSP-2192 is designed to be energy-efficient, making it an excellent choice for battery-operated devices and applications requiring low power usage. The device operates at a voltage range of 3V to 5V, making it compatible with various power supply systems.

Overall, the Analog Devices ADSP-2192 combines powerful processing capabilities with efficient resource management and versatility, making it a strong contender in the DSP market. Its dual-core architecture, robust instruction set, communication flexibility, and energy-efficient design position it as an essential component for advanced signal processing applications across multiple industries.
Top Page Image Contents