Analog Devices ADSP-2192 specifications Programmable interval timer generates periodic inter

Page 4

 

 

 

 

 

Y

 

 

 

 

 

 

 

 

R

 

 

October 2000

 

 

 

 

A

 

 

ADSP-2192

 

For current information contact Analog Devices at (781) 461-3881

 

 

 

N

L

 

 

 

 

 

 

 

 

 

 

I

 

 

 

 

 

 

M

 

A

 

 

 

 

 

I

 

C

 

 

 

 

L

 

 

The programmable interval timer generates periodic inter-

DSP Peripherals Architecture

 

 

E

 

 

I

 

 

 

 

 

 

N

 

 

rupts. A 16-bit count register (TCOUNT) is decremented

FigureR

 

 

 

1 onHpage 1 shows the DSP’s on-chip peripherals,

 

 

P

 

C

 

A

 

every n cycles where n-1 is a scaling value stored in a 16-bit

 

E

 

 

 

 

 

 

which include theTHost port (PCI or USB), AC’97 port,

register (TSCALE). When the value of the count register

 

T

 

A

 

 

 

 

 

D

 

 

 

 

 

JTAG test and emulation port, flags, and interrupt

reaches zero, an interrupt is generated and the count regis-

controller.

 

 

 

 

 

 

 

 

ter is reloaded from a 16-bit period register (TPERIOD).

The ADSP-2192 can respond to up to thirteen interrupts at

 

 

any given time. A list of these interrupts appears in Table 1.

Memory Architecture

 

The AC’97 Codec port on the ADSP-2192 provides a com-

The ADSP-2192 provides 140K words of on-chip SRAM

plete synchronous, full-duplex serial interface. This

memory. This memory is divided into Program and Data

interface completely supports the AC’97 standard.

Memory blocks in each DSP’s memory map. In addition to

The ADSP-2192 provides up to eight general-purpose I/O

the internal memory space, the two cores can address two

 

 

pins, which are programmable as either inputs or outputs.

additional and separate off-core memory spaces: I/O space

and shared memory space, as shown in Figure 3 on page 4.

These pins are dedicated general purpose Programmable

 

Flag pins.

 

P AG E 2

P AG E 1

DSP P0

MEMORY MAP

S HA RE D RA M

(16x 4K)

RE S E RV E D

P RO G RAM RO M ,

24x 4K

P RO G RAM RA M ,

(24x 16K )

D ATA R AM BLO C K3 (16x 16K )

ADD RE S S

0x02 0FFF

0x02 0000

0x01 FFFF

0x01 5000

0x01 4FFF

0x01 4000

0x01 3FFF

0x01 0000

0x00 FFFF

0x00 C 000

0x00 BFFF

S AM E

P AG E 2

 

P AG E 1

SHARED

DSP I/O

DSP P1

MEMORY MAP

S HA RE D RA M

(16x 4K)

RE S E RV E D

P RO G RAM RO M ,

24x 4K

P RO G RAM RA M ,

(24x 16K )

RE S E RV E D

ADD RE S S

0x02 0FFF

0x02 0000

0x01 FFFF

0x01 5000

0x01 4FFF

0x01 4000

0x01 3FFF

0x01 0000

0x00 FFFF

P AG E 0

DA TA RA M BLO C K2 (16x 16K )

DA TA RA M B LOC K1 (16x 16K )

D ATA R AM B LOC K0 (16x 16K )

0x00 8000

0x00 7FFF

0x00 4000

0x00 3FFF

0x00 0000

MAPPED

A DD RE S S

 

 

REGISTERS

 

 

 

 

 

 

0xFF FF

P AG E 0

P AG E S 0 -255

 

 

 

(16x 256 )

 

 

 

 

0x00 00

 

 

 

 

 

 

DA TA RA M B LOC K1 (16x 16K )

D ATA R AM B LOC K0 (16x 16K )

0x00 8000

0x00 7FFF

0x00 4000

0x00 3FFF

0x00 0000

Figure 3. ADSP-2192 Internal/External Memory, Boot Memory, and I/O Memory Maps

The ADSP-2192’s two cores can access 80K and 48K loca- tions that are accessible through two 24-bit address buses, the PMA and DMA buses. The DSP uses slightly different

 

 

 

 

 

 

 

 

Y

 

 

 

 

 

 

 

R

 

 

 

 

 

 

A

 

 

 

 

 

 

N

 

L

 

 

 

 

 

I

 

 

 

 

 

M

 

A

 

 

 

I

 

C

 

 

 

L

 

 

 

 

 

E

 

 

 

I

 

 

 

 

 

 

N

 

 

4

R

 

H

 

 

 

This information applies to a product under development. Its characteristics and specifications are subject to changePwith-

 

CREV. PrA A

 

out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.

E

 

 

T

 

 

 

A

 

 

 

T

 

 

 

 

 

 

 

 

 

D

 

 

 

Page 3 Page 5
Image 4
Page 3 Page 5
Contents Preliminary Technical Data 48K words of on-chip RAM on P1, configured as 32K Words on-chip 16-bit RAM for Data Memory and 16KREV. PrA Programmable interval timer generates periodic inter Rupts. a 16-bit count register Tcount is decrementedDSP-DSP Output DSP-DSP Semaphore DSP-DSP InterruptLoop stack interrupt enable ADSP-2192Industry standard AC’97 serial interface AC-Link ADSP-2192 includes a 33MHz, 32 bit bus master PCIPliant codecs to the ADSP-2192. The ACLink implements Ification. This interface supports the high data ratesDSP memory accesses use BAR2 or BAR3 of each func Tion. BAR2 is used to access 24-bit DSP memory BAR3DSP, using the REG instruction BAR3 registers appear in on page 14 and TableRpci Dmah controller can be programmed to perform scat Mode the functions of the registers are mapped as followsADSP-2192 without processor intervention. In scat Transmit Channel 0 Bus Master Transactions Tx0 DMA Channel InterruptTarget accessesI to registers and DSP memory can go RthroughHany function. As long as the Memory Space accessRegister or memory location within the ADSP-2192. Simi BistData Word. BAR3 Mode is typically used for Data Memory IntaPCI Dword BYTE3 BYTE2 BYTE1 BYTE0 Unused ReservedA15 7FFC 9FFC0x0-0x3 DSP Memory Buffer Base Addr 0x4-0x5 DSP Memory Buffer Size0x6-0x7 DSP Memory Buffer RD Offset 0x8-0x9 DSP Memory Buffer WR OffsetEP5 EP6EP7 EP8Descriptor command is contained in this register. Release Number returned in the GET DeviceRelease Number is 0x0100, which corresponds to Device-specific attributes returned in the GETUSB EP4 NAK USB EP5 NAKUSB EP6 NAK USB EP7 NAKA21 ISE = Current interrupt is for a Setup token INT = Active interrupt for the 8052 MCUThisR registerHprovides information as the total size Fixed Endpoints Control EndpointADI 0x01 0x02 0x00REV. PrA A23 USB Mcucode XXXUSB Regio BRequest 0xA0WValue L AddressWValue H A27 Packetsize, theNUSB core accepts it, as long as there is If for some reason the host sends more data than the maxSufficientCroom in theAFIFO Power themselves and the ADSP-2192 completely down Deassertion of PDW1 high causes a wake-up of the DSPAn active lowIRST input to be derived from PCI RST Pmeen output from the Combo Master shouldFifo SMSelIBit 3 Stereo / Mono Select AC’97 Mode Interfaces reset the DSP under their control as neededEslot Bits 7-4 AC’97 Slot Select AC’97 Mode Only Is shown as a no connect in on page 33 theseADSP-2192 Boot Process Flow ADSP-2192 can be clocked by a crystal oscillator. If aManufacturer.I a parallel-resonant, fundamental frequency ForEthis configuration.TRmicroprocessorH -grade 24.576 MHz crystal should be used Tion-level simulator a C/C++ compiler and a C/C++ Run-time library that includes DSP and mathematical funcA35 AD0 AD1AD2 AD3CBE0 CBE1 CBE2 CBE3 CLK 130Clkrun Devsel Frame GNT Idsel Intab 131 128 PCI / ISA InterruptIrdy PARPcignd PcivddEmulator Event Pin Emulator Clock Input Emulator Data Input Emulator Logic Reset Emulator Mode SelectEmulator Data Output Ctrlaux Ctrlvdd Ignd Acvaux Aiognd AvddIvdd Rvaux Rvdd Specifications are subject to change TBDSupply Current Dynamic @ 160 Mips Internal Supply Current IdleInput Capacitance6 FIN=1 MHz VIN=2.5VAEN Setup to IOR / IOW Falling Address Setup to IOR / IOW FallingWrite Data Setup to IOW Rising IOR / IOW Strobe Width 100Sub-ISA Interface Write Cycle Timing Diagram TBD C/W REV. PrA A47 CREV. PrA a A49 Ordering Guide

ADSP-2192 specifications

The Analog Devices ADSP-2192 is a high-performance digital signal processor (DSP) that stands out in the realm of signal processing applications. The device is part of the ADSP-2100 family, which has been recognized for its ability to deliver high-speed computations and efficient processing capabilities. The ADSP-2192 is particularly well-suited for applications requiring advanced digital signal processing, such as telecommunications, audio processing, and industrial control systems.

One of the key features of the ADSP-2192 is its dual-core architecture. This allows for parallel processing capabilities, enabling the device to handle multiple tasks simultaneously. Each core can execute instructions independently, which significantly boosts the overall processing power. The device is built on a 16-bit architecture, supporting 16-bit fixed-point and 40-bit floating-point operations, allowing for a wide range of precision in calculations.

The ADSP-2192 also incorporates a sophisticated instruction set designed for efficient performance. It includes specialized instructions tailored for common signal processing tasks, such as filtering and Fourier transforms. This optimized instruction set enhances the speed and efficiency of data manipulation and computation, making it an ideal choice for real-time applications.

In terms of memory, the ADSP-2192 is equipped with 1 KB of on-chip program memory and 2 KB of data memory. This provides sufficient storage for handling complex algorithms without the need for external memory, reducing latency and increasing processing speed. The device also supports external memory interfaces, enabling developers to expand the system's memory capacity if needed.

Another standout feature of the ADSP-2192 is its rich set of communication interfaces. It supports a variety of communication protocols, including SPI, USART, and I2C, facilitating seamless integration with other devices and systems. This versatility makes it suitable for a wide range of applications, from consumer electronics to industrial automation.

In terms of power consumption, the ADSP-2192 is designed to be energy-efficient, making it an excellent choice for battery-operated devices and applications requiring low power usage. The device operates at a voltage range of 3V to 5V, making it compatible with various power supply systems.

Overall, the Analog Devices ADSP-2192 combines powerful processing capabilities with efficient resource management and versatility, making it a strong contender in the DSP market. Its dual-core architecture, robust instruction set, communication flexibility, and energy-efficient design position it as an essential component for advanced signal processing applications across multiple industries.
Top Page Image Contents