Samsung Physical Dimensions, 18.1 256Mbx8 based 256Mx72 Module 1 Rank M391B5773DH0

Page 35

Unbuffered DIMM

datasheet

Rev. 1.0

DDR3L SDRAM

18. Physical Dimensions

18.1 256Mbx8 based 256Mx72 Module (1 Rank) - M391B5773DH0

9.50

Units : Millimeters

 

133.35 ± 0.15

 

 

 

 

± 0.1

 

 

128.95

(4X)3.00

 

 

 

 

 

SPD

17.30

± 0.15

 

 

30.00

(2)

 

2.30

 

2.50

 

 

 

 

 

54.675

 

 

 

A

B

 

Max 4.0

47.00

 

71.00

 

 

1.270 ± 0.10

5.00

3.80

1.50±0.10

2.50

Detail A

2.50 ± 0.20

0.80 ± 0.05

 

2x 2.10 ± 0.15

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0.2 ± 0.15

1.00

Detail B

The used device is 256M x8 DDR3L SDRAM, FBGA. DDR3 SDRAM Part NO : K4B2G0846D-HY∗∗

*NOTE : Tolerances on all dimensions ±0.15 unless otherwise specified.

- 35 -

Image 35 Contents
Datasheet History Draft Date RevTable Of Contents Speed DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 Unit Key FeaturesAddress Configuration DDR3L Unbuffered Dimm Ordering InformationPin Front Back X72 Dimm Pin Configurations Front side/Back sidePin Name Description Pin DescriptionSPD and Thermal Sensor for ECC UDIMMs Input/Output Functional Description Symbol Type FunctionConnector Pin Dram Pin Rank Address Mirroring FeatureDram Pin Wiring Mirroring SCL SDA Event SA0 SA1 SA2 Function Block DiagramD14 Absolute Maximum DC Ratings Dram Component Operating Temperature RangeAbsolute Maximum Ratings AC & DC Operating ConditionsAC & DC Input Measurement Levels 11.1 AC & DC Logic Input Levels for Single-ended SignalsVIH.DQDC90 Illustration of Vrefdc tolerance and Vref ac-noise limits Vref Tolerances35V AC and DC Logic Input Levels for Differential SignalsDifferential Signals Definition TBD Time Single-ended Requirements for Differential SignalsCK, DQS Vsel Differential Input Cross Point VoltageSingle Ended AC and DC Output Levels Slew Rate Definition for Single Ended Input SignalsSlew rate definition for Differential Input Signals AC & DC Output Measurement LevelsSRQse Single-ended Output Slew RateDifferential output slew rate definition Differential Output Slew RateSymbol Description IDD specification definitionDatasheet M391B5273DH0 4GB512Mx72 Module DDR3-1066 DDR3-1333 DDR3-1600 Symbol 11-11-11 UnitIDD Spec Table M391B5773DH0 2GB256Mx72 ModuleCZQ Input/Output CapacitanceRefresh Parameters by Device Density Electrical Characteristics and AC timingDDR3-1066 Speed Bins DDR3-1600 Speed Bins CL-nRCD-nRP Speed Bin Table NotesDatasheet Timing Parameters by Speed Bin Timing Parameters by Speed GradeMIN MAX Reset Timing Jitter Notes ZQCorrection TSens x Tdriftrate + VSens x Vdriftrate Timing Parameter Notes18.1 256Mbx8 based 256Mx72 Module 1 Rank M391B5773DH0 Physical Dimensions18.2 256Mbx8 based 512Mx72 Module 2 Ranks M391B5273DH0
Related manuals
Manual 36 pages 22.54 Kb