Samsung M391B5273DH0, M391B5773DH0 specifications Electrical Characteristics and AC timing

Page 26

Unbuffered DIMM

datasheet

Rev. 1.0

DDR3L SDRAM

16. Electrical Characteristics and AC timing

[0 °C<TCASE 95 °C, VDDQ = 1.35V(1.28V~1.45V) & 1.5V(1.425V~1.575V); VDD = 1.35V(1.28V~1.45V) & 1.5V(1.425V~1.575V)]

16.1 Refresh Parameters by Device Density

Parameter

 

 

Symbol

1Gb

2Gb

4Gb

8Gb

Units

NOTE

All Bank Refresh to active/refresh cmd time

 

 

tRFC

110

160

300

350

ns

 

 

 

 

 

 

 

 

 

 

Average periodic refresh interval

tREFI

0 °C TCASE 85°C

7.8

7.8

7.8

7.8

s

 

85

°C < TCASE 95°C

3.9

3.9

3.9

3.9

s

1

 

 

NOTE :

1.Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

16.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin

Speed

DDR3-800

DDR3-1066

DDR3-1333

DDR3-1600

 

 

Bin (CL - tRCD - tRP)

6-6-6

7-7-7

9-9-9

11-11-11

Units

NOTE

Parameter

min

min

min

min

 

 

CL

6

7

9

11

tCK

 

 

 

 

 

 

 

 

tRCD

15

13.13

13.5

13.75

ns

 

 

 

 

 

 

 

 

tRP

15

13.13

13.5

13.75

ns

 

 

 

 

 

 

 

 

tRAS

37.5

37.5

36

35

ns

 

 

 

 

 

 

 

 

tRC

52.5

50.63

49.5

48.75

ns

 

 

 

 

 

 

 

 

tRRD

10

7.5

6.0

6.0

ns

 

 

 

 

 

 

 

 

tFAW

40

37.5

30

30

ns

 

 

 

 

 

 

 

 

16.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin

DDR3 SDRAM Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

[ Table 17 ] DDR3-800 Speed Bins

Speed

 

DDR3-800

 

 

 

CL-nRCD-nRP

 

6 - 6 - 6

 

Units

NOTE

Parameter

Symbol

min

 

max

 

 

Internal read command to first data

tAA

15

 

20

ns

 

 

 

 

 

 

 

 

ACT to internal read or write delay time

tRCD

15

 

-

ns

 

 

 

 

 

 

 

 

PRE command period

tRP

15

 

-

ns

 

 

 

 

 

 

 

 

ACT to ACT or REF command period

tRC

52.5

 

-

ns

 

 

 

 

 

 

 

 

ACT to PRE command period

tRAS

37.5

 

9*tREFI

ns

 

 

 

 

 

 

 

 

CL = 6 / CWL = 5

tCK(AVG)

2.5

 

3.3

ns

1,2,3

 

 

 

 

 

 

 

Supported CL Settings

 

6

 

nCK

 

 

 

 

 

 

 

Supported CWL Settings

 

5

 

nCK

 

 

 

 

 

 

 

 

- 26 -

Image 26 Contents
Datasheet Rev History Draft DateTable Of Contents DDR3L Unbuffered Dimm Ordering Information Key FeaturesAddress Configuration Speed DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 UnitX72 Dimm Pin Configurations Front side/Back side Pin Front BackPin Name Description Pin DescriptionSPD and Thermal Sensor for ECC UDIMMs Symbol Type Function Input/Output Functional DescriptionConnector Pin Dram Pin Rank Address Mirroring FeatureDram Pin Wiring Mirroring Function Block Diagram SCL SDA Event SA0 SA1 SA2D14 AC & DC Operating Conditions Dram Component Operating Temperature RangeAbsolute Maximum Ratings Absolute Maximum DC Ratings11.1 AC & DC Logic Input Levels for Single-ended Signals AC & DC Input Measurement LevelsVIH.DQDC90 Vref Tolerances Illustration of Vrefdc tolerance and Vref ac-noise limits35V AC and DC Logic Input Levels for Differential SignalsDifferential Signals Definition TBD Single-ended Requirements for Differential Signals TimeDifferential Input Cross Point Voltage CK, DQS VselAC & DC Output Measurement Levels Slew Rate Definition for Single Ended Input SignalsSlew rate definition for Differential Input Signals Single Ended AC and DC Output LevelsSingle-ended Output Slew Rate SRQseDifferential Output Slew Rate Differential output slew rate definitionIDD specification definition Symbol DescriptionDatasheet M391B5773DH0 2GB256Mx72 Module DDR3-1066 DDR3-1333 DDR3-1600 Symbol 11-11-11 UnitIDD Spec Table M391B5273DH0 4GB512Mx72 ModuleInput/Output Capacitance CZQElectrical Characteristics and AC timing Refresh Parameters by Device DensityDDR3-1066 Speed Bins Speed Bin Table Notes DDR3-1600 Speed Bins CL-nRCD-nRPDatasheet Timing Parameters by Speed Grade Timing Parameters by Speed BinMIN MAX Reset Timing Jitter Notes Timing Parameter Notes ZQCorrection TSens x Tdriftrate + VSens x VdriftratePhysical Dimensions 18.1 256Mbx8 based 256Mx72 Module 1 Rank M391B5773DH018.2 256Mbx8 based 512Mx72 Module 2 Ranks M391B5273DH0
Related manuals
Manual 36 pages 22.54 Kb