Intel 273246-002 manual Evaluation Board Block Diagram

Page 19

Theory of Operation

3

3.1Block Diagram

Figure 3-1. Evaluation Board Block Diagram

ITP

VCCcore

Voltage

Regulator

Clock Generator

USB

I/O APIC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Processor Assembly

 

 

 

 

 

Celeron™ Processor

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Thermal

 

 

 

 

 

 

 

 

 

 

with 128 Kbyte

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Sensor

 

 

 

 

 

 

 

 

 

Integrated L2 Cache

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIMM

 

DIMM

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SMBus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Processor

 

 

 

 

 

 

 

 

 

 

 

Bit-72

 

Bit-72

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Side Bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

82443BX

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Host Bridge/Controller

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DRAM Bus

AGP Bus

AGP Connector

 

 

 

 

 

 

 

 

 

 

 

 

PCI Bus

 

 

PCI Connectors

 

 

 

 

 

 

 

 

 

 

 

 

 

PIIX4E

Bus Master IDE

Boot

Flash

XD Bus

ISA Bus

ISA Connectors

PS/2 Mouse

PS/2 Keyboard

Floppy Drive

SMC FDC37B78X

 

 

IEEE 1284 Parallel Port

 

 

 

 

 

 

 

 

 

 

 

 

COM1

 

SuperI/O*

 

 

 

 

 

 

 

 

 

 

 

 

 

 

COM2

 

 

 

 

 

 

 

 

 

Celeron™ Processor Development Kit Manual

3-1

Image 19
Contents Development Kit Manual Celeron ProcessorCeleron Processor Development Kit Manual Contents Hardware Reference Tables FiguresPage Text Conventions Content OverviewElectronic Support Systems Technical SupportTelephone Technical Support Product LiteratureRelated Documents Overview Processor Assembly FeaturesIncluded Hardware Baseboard FeaturesGeneral Software, Inc Software Key FeaturesVGA Monitor Before You BeginEvaluation Board Jumpers and Connectors Setting up the Evaluation BoardGetting Started Configuring the Bios Page Evaluation Board Block Diagram Block DiagramCeleron Processor System Operation2 82443BX Host Bridge/Controller System Bus Interface 3 ITPDram PowerBoot ROM 4 82371EB PCI to ISA/IDE Xcelerator PIIX4EIDE Support PCI ConnectorsISA Connectors AGP ConnectorInterrupts Post Code DebuggerClock Generation Interrupt MapMemory Map Memory MapSize Description Page ITP Debugger Port Processor AssemblyPost Code Debugger Thermal ManagementDevice Address Line PCI Device Number ISA and PCI Expansion SlotsPCI Device Mapping PCI Device MappingPin Name Function Connector PinoutsATX Power Connector Primary Power Connector J11Stacked USB ITP Debugger ConnectorITP Connector Pin Assignment J2 on the Processor Assembly USB Connector Pinout J2Pin Signal Name Mouse and Keyboard ConnectorsKeyboard and Mouse Connector Pinouts J1 on the Baseboard DB25 Parallel Port Connector Pinout J3Serial Ports IDE ConnectorSerial Port Connector Pinout J4 PCI IDE1 JP3 and IDE2 JP4 ConnectorDiskette Drive Header Connector JP1 Floppy Drive Connector10. PCI Slots J7, J8, J9 PCI Slot Connector11. ISA Slots J5, J6 ISA Slot Connector12. AGP Slot J13 AGP ConnectorPin# Clock Frequency Selection J15 Enable Spread Spectrum Clocking J1413. Default Jumper Settings Jumpers6 SMI# Source Control J23 Flash Bios VPP Select J21Flash Bios Boot Block Control J22 Push Button SwitchesIn-Circuit Bios Update Page Power-On Self-Test Post Bios and Pre-Boot FeaturesBios Post Pre-Boot Environment Basic Cmos Configuration Screen Setup Screen SystemEmbedded Bios Basic Setup Screen Configuring Drive AssignmentsIDE0-IDE3 Drive Assignments Configuring IDE Drive TypesFile System Name Controller Master/Slave Custom Configuration Setup Screen Configuring Boot ActionsEmbedded Bios Custom Setup Screen Shadow Configuration Setup ScreenStart System Bios Debugger Setup Screen Standard Diagnostics Routines Setup ScreenManufacturing Mode Start RS232 Manufacturing Link Setup ScreenConsole Redirection CE-Ready Windows CE Loader Integrated Bios DebuggerIntegrated Bios Debugger Running Over a Remote Terminal Embedded Bios Post Codes Poststatusvideorom Poststatusbeforesetup Postbeeprefresh Embedded Bios Beep CodesPage PLD Code Listing PLD Code Listing Reference Description Manufacturer Manufacturer P/N Table B-1. Baseboard Bill of Materials Sheet 1Table B-1. Baseboard Bill of Materials Sheet 2 Bios Flash IntelReference Description Manufacturer Table B-1. Baseboard Bill of Materials Sheet 3SOIC20,SO20W Table B-1. Baseboard Bill of Materials Sheet 4ECJ-1VB1C104K Reference Descriptions Manufacturer Manufacturer P/NERJ-6GEYJ472V Schematics Evaluation Platform System Electronic s Board PCI BUS Mini PCI Connector This Drawing Contains Information Which has not Socket DIMM1 DIMM2 This Drawing Contains Information Which has not This Drawing Contains Information Which Hasnot PCI Slot PCI Slot Been Verified for Manufacturing AS AN END Seru Title Been Verified for Manufacturing AS AN Enduser Title USB Secondary IDE Connector ISA/Host USB Connectors ISA Slots COM0/COM1 Port Speaker Header Unused Gates CeleronTM Processor Ppga Daughter Board ITP Pin Socket PRODUCT. Intel is not Responsible for GTL+ Termination RESISTORS-BX GTL+ Termination RESISTORS-CPU 82443BX BX Strapping Options Mounting Holes Thermal Sensor TIE Directly to Ground Plane Index Index-2