Intel 273246-002 manual Speaker Header

Page 86

 

A

B

C

D

E

 

Power Indicator s

Place at ATX Connector

- 12V

V 5 _ 0

R10

2 2 0

V 3 _ 3

R8

1 2 4

4

 

 

J11

 

 

1 1

 

V 3 _ 3

V 3 _ 3

1

1 2

 

2

 

- 12V

V 3 _ 3

 

 

C76

 

 

 

 

C69

 

 

C83

 

 

 

0 . 1uF

 

 

 

 

2 2 0 u F

 

 

2 2 0 u F

 

 

 

 

 

 

Note Cap Dire ction

 

 

 

 

 

 

 

 

 

 

 

Place at ATX Connector

 

 

C 1 0 2

 

C 1 1 0

 

C98

 

 

 

 

 

 

 

0 . 1uF

 

2 2 0 u F

 

2 2 0 u F

+ 1 2 V

D2 L G S 2 6 0 - D O

1

2

NC

IN

 

OUT

D1

L G S 2 6 0 - D O

C41

4 7 0 p F

1

2

NC

IN

 

OUT

C27

4 7 0 p F

4

1 4 PWRON#

2

1

3

1 3

GND

GND

3

1 4

4

PS _ ON

V 5 _ 0

1 5

5

GND

GND

1 6

6

GND

V 5 _ 0

1 7

7

GND

GND

1 8

8

- 5V

P W _ O K

1 9

9

V 5 _ 0

5VSB

V 5 _ 0

3

3

J20

JUMP3

2 0

V 5 _ 0

+ 1 2 V

1 0

 

 

ATX POW CONN

- 5V

Place at ATX Connector

 

 

 

 

 

 

 

 

 

 

 

Note: Add screen marking for V5_0 LED, V3_3 LED

V 5

_ 0

 

 

 

 

 

 

1 4

U25B

 

 

 

 

 

 

 

 

 

 

 

Open Collec tor

 

4

DBRESET

 

 

 

 

 

3

 

4

 

 

 

R53

 

 

 

 

R 1 2 8

 

7

7 4 A C T 0 5

 

 

 

 

 

 

4 .7K

 

 

 

1 0 K

 

 

 

 

 

 

 

 

 

 

3

 

 

C97

 

 

C88

 

 

C89

 

 

 

0 . 1uF

 

 

1 0 0 u F

 

 

1 0 0 u F

Note Cap Direction

 

 

S 2

C 1 3 8

C 1 4 1

RESET SWITCH

 

1 0 u F

0 . 01uF

V3.3SUS

 

 

V 5 _ 0

 

P S _ O K

R 1 2 7

 

1 0 K

3

Place at ATX Connector

 

 

 

 

V 3 _ 3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

C61

 

 

 

 

C72

 

 

C58

 

 

 

 

 

 

 

 

 

 

 

 

 

0 . 1uF

 

 

 

1 0 0 u F

 

 

1 0 0 u F

Place at ATX Connector

 

 

 

 

V 5 _ 0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

C96

 

 

 

 

C84

 

 

C 1 0 9

 

 

 

 

 

 

 

 

 

 

 

 

 

0 . 1uF

 

 

 

1 0 0 u F

 

 

1 0 0 u F

 

 

 

4

U22B

 

 

U21C

1 4

U25C

 

1 4

U24A

 

 

 

 

 

 

6

5

 

6

5

 

6

 

 

1

 

2

 

 

 

 

5

 

P W R O K

4 CPUPWROK

 

 

 

 

 

 

 

 

7

 

 

7

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7 4 A L S 0 0

 

74HCT14

 

7 4 A C T 0 5

 

 

 

7 4 L C T 14

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

P W R O K 5

2 0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4,14

V3.3SUS

V3.3SUS

PS_OK = OR of PW_OK,-DBRESET,RESET SWITCH

2

 

 

 

 

 

 

 

V3.3SUS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

U24C

1 4

 

 

 

 

U24D

1 4

1 4

R S M R S T #

6

 

5

 

8

 

9

 

 

 

7

 

 

 

 

 

7

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7 4 L C T 14

 

 

 

 

 

7 4 L C T 14

 

 

 

 

 

 

 

 

 

 

 

 

T P 1 8

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

V3.3SUS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R57

 

 

 

 

 

 

 

 

U23

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

Out

In

3

 

 

 

 

 

 

 

 

 

 

 

4

O u t T a b

 

 

 

 

 

 

 

 

 

C 1 5 3

 

2 .7K

 

 

 

 

 

 

 

 

 

 

 

 

 

C 1 5 4

 

 

 

 

 

 

 

 

 

C 1 5 2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 0 u F

 

 

 

 

 

 

4 7 u F

 

 

 

 

 

 

4 7 u F

 

 

 

 

 

1

Adj/GND

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

L T 1 1 7 - 3 .3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S 1

POWER SWITCH

1 4

1 4

U24B

3

4

7

 

R56

7 4 L C T 14

1 0 K

 

C 1 4 2

 

0 . 1uF

 

V 5 _ 0

SPKR

PWRBTN# 1 4

JP2

1

2

3

4

1x4

 

 

 

 

 

V 5 _ 0

 

 

 

J12

 

 

 

 

 

 

 

 

 

1

1

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

 

 

3

 

1

 

 

 

3

 

T P

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

T P 1

 

A M P 1 7 3 9 8 1 -3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

1

SPEAKER HEADER

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT

 

 

 

 

 

BEEN VERIFIED FOR MANUFACTURING AS AN ENDUSER

 

 

 

 

 

Title

 

 

 

 

PRODUCT. INTEL IS NOT RESPONSIBLE FORTHE

 

AXT Power Connector

 

 

MISUSE OF THIS INFORMATIO.

Size

Document Number

 

Rev

C

{Doc}

 

D

 

 

 

 

 

 

 

Date:

Thursday, February 25, 1999

Sheet

2 1 of 2 2

 

1

A

B

C

D

E

Page 85 Page 87
Image 86
Page 85 Page 87
Contents Celeron Processor Development Kit ManualCeleron Processor Development Kit Manual Contents Hardware Reference Figures TablesPage Content Overview Text ConventionsTechnical Support Electronic Support SystemsProduct Literature Telephone Technical SupportRelated Documents Processor Assembly Features OverviewBaseboard Features Included HardwareSoftware Key Features General Software, IncBefore You Begin VGA MonitorSetting up the Evaluation Board Evaluation Board Jumpers and ConnectorsGetting Started Configuring the Bios Page Block Diagram Evaluation Board Block Diagram2 82443BX Host Bridge/Controller System OperationCeleron Processor 3 ITP System Bus Interface4 82371EB PCI to ISA/IDE Xcelerator PIIX4E PowerBoot ROM DramAGP Connector PCI ConnectorsISA Connectors IDE SupportInterrupt Map Post Code DebuggerClock Generation InterruptsSize Description Memory MapMemory Map Page Thermal Management Processor AssemblyPost Code Debugger ITP Debugger PortPCI Device Mapping ISA and PCI Expansion SlotsPCI Device Mapping Device Address Line PCI Device NumberPrimary Power Connector J11 Connector PinoutsATX Power Connector Pin Name FunctionUSB Connector Pinout J2 ITP Debugger ConnectorITP Connector Pin Assignment J2 on the Processor Assembly Stacked USBDB25 Parallel Port Connector Pinout J3 Mouse and Keyboard ConnectorsKeyboard and Mouse Connector Pinouts J1 on the Baseboard Pin Signal NamePCI IDE1 JP3 and IDE2 JP4 Connector IDE ConnectorSerial Port Connector Pinout J4 Serial PortsFloppy Drive Connector Diskette Drive Header Connector JP1PCI Slot Connector 10. PCI Slots J7, J8, J9ISA Slot Connector 11. ISA Slots J5, J6Pin# AGP Connector12. AGP Slot J13 Jumpers Enable Spread Spectrum Clocking J1413. Default Jumper Settings Clock Frequency Selection J15Push Button Switches Flash Bios VPP Select J21Flash Bios Boot Block Control J22 6 SMI# Source Control J23In-Circuit Bios Update Page Bios and Pre-Boot Features Power-On Self-Test PostBios Post Pre-Boot Environment Setup Screen System Basic Cmos Configuration ScreenConfiguring Drive Assignments Embedded Bios Basic Setup ScreenFile System Name Controller Master/Slave Configuring IDE Drive TypesIDE0-IDE3 Drive Assignments Configuring Boot Actions Custom Configuration Setup ScreenShadow Configuration Setup Screen Embedded Bios Custom Setup ScreenStandard Diagnostics Routines Setup Screen Start System Bios Debugger Setup ScreenConsole Redirection Start RS232 Manufacturing Link Setup ScreenManufacturing Mode Integrated Bios Debugger CE-Ready Windows CE LoaderIntegrated Bios Debugger Running Over a Remote Terminal Embedded Bios Post Codes Poststatusvideorom Poststatusbeforesetup Embedded Bios Beep Codes PostbeeprefreshPage PLD Code Listing PLD Code Listing Table B-1. Baseboard Bill of Materials Sheet 1 Reference Description Manufacturer Manufacturer P/NBios Flash Intel Table B-1. Baseboard Bill of Materials Sheet 2Table B-1. Baseboard Bill of Materials Sheet 3 Reference Description ManufacturerTable B-1. Baseboard Bill of Materials Sheet 4 SOIC20,SO20WReference Descriptions Manufacturer Manufacturer P/N ECJ-1VB1C104KERJ-6GEYJ472V Schematics Evaluation Platform System Electronic s Board PCI BUS Mini PCI Connector This Drawing Contains Information Which has not Socket DIMM1 DIMM2 This Drawing Contains Information Which has not This Drawing Contains Information Which Hasnot PCI Slot PCI Slot Been Verified for Manufacturing AS AN END Seru Title Been Verified for Manufacturing AS AN Enduser Title USB Secondary IDE Connector ISA/Host USB Connectors ISA Slots COM0/COM1 Port Speaker Header Unused Gates CeleronTM Processor Ppga Daughter Board ITP Pin Socket PRODUCT. Intel is not Responsible for GTL+ Termination RESISTORS-BX GTL+ Termination RESISTORS-CPU 82443BX BX Strapping Options Mounting Holes Thermal Sensor TIE Directly to Ground Plane Index Index-2
Top Page Image Contents