Theory of Operation
3.2System Operation
The Celeron™ processor evaluation board is a full-featured system board and processor assembly. The processor assembly includes either a 366-MHz or a 433-MHz Celeron processor (based on the development kit purchased) with 128 Kbytes of integrated L2 cache and the Intel 82443 BX Host Bridge/Controller. The evaluation board contains the Intel 82371EB PCI-to-ISA/IDE Xcelerator (PIIX4E) and other system and I/O peripherals.
The evaluation board and processor assembly support 300-MHz, 366-MHz, and 433 MHz Celeron processors with 128 Kbytes of integrated L2 cache. The customer may remove the Celeron processor from the processor socket and replace it with another supported version. Do not remove the processor assembly. The evaluation board automatically detects which processor is installed in the socket.
3.2.1Celeron Processor
The Celeron processor for applied computing is offered at 366 MHz and 433 MHz with a processor system bus speed of 66 MHz. The Celeron processor consists of a Pentium® II processor core with an integrated second level cache and a 64-bit high-performance host bus. The processor has a private second level cache bus that allows a high-performance 64-bit wide cache subsystem to be integrated on the same die as the processor. The processor can cache up to 4 Gbytes of memory using 128 Kbytes of L2 cache, 16 Kbytes of L1 data cache and 16 Kbytes of L2 code cache. The private first and second level cache operate at the same frequency and voltage as the processor core to improve performance and reduce total system power consumption.
3.2.282443BX Host Bridge/Controller
The Intel® 440BX AGPset supports the Pentium II processor architecture. It interfaces with the Celeron processor system bus at 66 MHz. Along with its Host-to-PCI bridge interface, the 82443BX Host Bridge/Controller has been optimized with a 66 MHz SDRAM memory controller and data path unit. The 82443BX also features the Accelerated Graphics Port (AGP) interface. The 82443BX component includes the following functions and capabilities:
•64-bit GTL+ based system data bus interface
•32-bit system address bus support
•64/72-bit main memory interface with optimized support for SDRAM
•32-bit PCI bus interface with integrated PCI arbiter
•AGP interface with up to 133 MHz data transfer capability
•Extensive data buffering between all interfaces for high throughput and concurrent operations
3-2 | Celeron™ Processor Development Kit Manual |