Intel 273246-002 Processor Assembly, Post Code Debugger, Thermal Management, ITP Debugger Port

Page 27

Hardware Reference

4

This section provides reference information on the system design. Included in this section is connector pinout information, jumper settings, and other system design information.

4.1Processor Assembly

The processor assembly contains the Celeron™ processor, the 82443BX Host Bridge/Controller, a voltage regulator and an ITP debugger connector. The assembly connects to the baseboard via a 400-pin connector.

Warning: The processor assembly is attached to the baseboard at the factory. Do not remove the processor assembly from the baseboard. Intel will not support the processor assembly or the baseboard if any portion of the assembly is removed by the customer.

4.1.1Thermal Management

The objective of thermal management is to ensure that the temperature of each component is maintained within specified functional limits. The functional temperature limit is the range within which the electrical circuits can be expected to meet their specified performance requirements. Operation outside the functional limit can degrade system performance and cause reliability problems.

Important: The evaluation kit contains a heatsink and fan attached to the top of the Celeron processor. This thermal solution has been tested in an open air environment at room temperature and is sufficient for evaluation purposes only. It is up to the designer to provide adequate thermal management for any designs derived from the schematics provided in your kit.

4.1.2ITP Debugger Port

The evaluation platform is populated with a 2.5 V ITP debugger port. The ITP port provides a path for debugger tools like emulators, in-target probes, and logic analyzers to gain access to the Celeron processor’s registers and signals without affecting high speed operation. This allows the system to operate at full speed with the debugger attached.

4.2Post Code Debugger

The evaluation board has an on-board Post Code Debugger. Data from any code that does an I/O write to 80H is latched on the two led displays (U12/U13). During BIOS startup, code is posted to these LEDs to indicate what the BIOS is doing. Application code can post its own data to these LEDs by doing an I/O write to address 80H. The 22V10 PLD code used to implement this function is included in Appendix A, “PLD Code Listing.”

Celeron™ Processor Development Kit Manual

4-1

Image 27
Contents Development Kit Manual Celeron ProcessorCeleron Processor Development Kit Manual Contents Hardware Reference Tables FiguresPage Text Conventions Content OverviewElectronic Support Systems Technical SupportTelephone Technical Support Product LiteratureRelated Documents Overview Processor Assembly FeaturesIncluded Hardware Baseboard FeaturesGeneral Software, Inc Software Key FeaturesVGA Monitor Before You BeginEvaluation Board Jumpers and Connectors Setting up the Evaluation BoardGetting Started Configuring the Bios Page Evaluation Board Block Diagram Block DiagramSystem Operation Celeron Processor2 82443BX Host Bridge/Controller System Bus Interface 3 ITPDram PowerBoot ROM 4 82371EB PCI to ISA/IDE Xcelerator PIIX4EIDE Support PCI ConnectorsISA Connectors AGP ConnectorInterrupts Post Code DebuggerClock Generation Interrupt MapMemory Map Memory MapSize Description Page ITP Debugger Port Processor AssemblyPost Code Debugger Thermal ManagementDevice Address Line PCI Device Number ISA and PCI Expansion SlotsPCI Device Mapping PCI Device MappingPin Name Function Connector PinoutsATX Power Connector Primary Power Connector J11Stacked USB ITP Debugger ConnectorITP Connector Pin Assignment J2 on the Processor Assembly USB Connector Pinout J2Pin Signal Name Mouse and Keyboard ConnectorsKeyboard and Mouse Connector Pinouts J1 on the Baseboard DB25 Parallel Port Connector Pinout J3Serial Ports IDE ConnectorSerial Port Connector Pinout J4 PCI IDE1 JP3 and IDE2 JP4 ConnectorDiskette Drive Header Connector JP1 Floppy Drive Connector10. PCI Slots J7, J8, J9 PCI Slot Connector11. ISA Slots J5, J6 ISA Slot ConnectorAGP Connector 12. AGP Slot J13Pin# Clock Frequency Selection J15 Enable Spread Spectrum Clocking J1413. Default Jumper Settings Jumpers6 SMI# Source Control J23 Flash Bios VPP Select J21Flash Bios Boot Block Control J22 Push Button SwitchesIn-Circuit Bios Update Page Power-On Self-Test Post Bios and Pre-Boot FeaturesBios Post Pre-Boot Environment Basic Cmos Configuration Screen Setup Screen SystemEmbedded Bios Basic Setup Screen Configuring Drive AssignmentsConfiguring IDE Drive Types IDE0-IDE3 Drive AssignmentsFile System Name Controller Master/Slave Custom Configuration Setup Screen Configuring Boot ActionsEmbedded Bios Custom Setup Screen Shadow Configuration Setup ScreenStart System Bios Debugger Setup Screen Standard Diagnostics Routines Setup ScreenStart RS232 Manufacturing Link Setup Screen Manufacturing ModeConsole Redirection CE-Ready Windows CE Loader Integrated Bios DebuggerIntegrated Bios Debugger Running Over a Remote Terminal Embedded Bios Post Codes Poststatusvideorom Poststatusbeforesetup Postbeeprefresh Embedded Bios Beep CodesPage PLD Code Listing PLD Code Listing Reference Description Manufacturer Manufacturer P/N Table B-1. Baseboard Bill of Materials Sheet 1Table B-1. Baseboard Bill of Materials Sheet 2 Bios Flash IntelReference Description Manufacturer Table B-1. Baseboard Bill of Materials Sheet 3SOIC20,SO20W Table B-1. Baseboard Bill of Materials Sheet 4ECJ-1VB1C104K Reference Descriptions Manufacturer Manufacturer P/NERJ-6GEYJ472V Schematics Evaluation Platform System Electronic s Board PCI BUS Mini PCI Connector This Drawing Contains Information Which has not Socket DIMM1 DIMM2 This Drawing Contains Information Which has not This Drawing Contains Information Which Hasnot PCI Slot PCI Slot Been Verified for Manufacturing AS AN END Seru Title Been Verified for Manufacturing AS AN Enduser Title USB Secondary IDE Connector ISA/Host USB Connectors ISA Slots COM0/COM1 Port Speaker Header Unused Gates CeleronTM Processor Ppga Daughter Board ITP Pin Socket PRODUCT. Intel is not Responsible for GTL+ Termination RESISTORS-BX GTL+ Termination RESISTORS-CPU 82443BX BX Strapping Options Mounting Holes Thermal Sensor TIE Directly to Ground Plane Index Index-2